target/mips: Use OPC_MUL instead of OPC__MXU_MUL
[qemu/ar7.git] / disas / libvixl / README
blob932a41adf7ff3ab979b9c94f00ca967017ffeb28
2 The code in this directory is a subset of libvixl:
3  https://github.com/armvixl/vixl
4 (specifically, it is the set of files needed for disassembly only,
5 taken from libvixl 1.12).
6 Bugfixes should preferably be sent upstream initially.
8 The disassembler does not currently support the entire A64 instruction
9 set. Notably:
10  * Limited support for system instructions.
11  * A few miscellaneous integer and floating point instructions are missing.