?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Hexagon (target/hexagon) add F2_sfinvsqrta
[qemu/ar7.git] / target / hexagon / imported / encode_pp.def
blob18fe45d6964b9ad06c4bf83a2a0b344f511b7f29
1 /*
2 * Copyright(c) 2019-2021 Qualcomm Innovation Center, Inc. All Rights Reserved.
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 *
14 * You should have received a copy of the GNU General Public License
15 * along with this program; if not, see <http://www.gnu.org/licenses/>.
16 */
17
18 /*
19 * Encodings for 32 bit instructions
20 *
21 */
22
23
24
25
26 DEF_CLASS32("---- ---- -------- PP------ --------",ALL_PP)
27 DEF_FIELD32("---- ---- -------- !!------ --------",Parse,"Packet/Loop parse bits")
28 DEF_FIELD32("!!!! ---- -------- PP------ --------",ICLASS,"Instruction Class")
29
30 #define ICLASS_EXTENDER "0000"
31 #define ICLASS_CJ "0001"
32 #define ICLASS_NCJ "0010"
33 #define ICLASS_V4LDST "0011"
34 #define ICLASS_V2LDST "0100"
35 #define ICLASS_J "0101"
36 #define ICLASS_CR "0110"
37 #define ICLASS_ALU2op "0111"
38 #define ICLASS_S2op "1000"
39 #define ICLASS_LD "1001"
40 #define ICLASS_ST "1010"
41 #define ICLASS_ADDI "1011"
42 #define ICLASS_S3op "1100"
43 #define ICLASS_ALU64 "1101"
44 #define ICLASS_M "1110"
45 #define ICLASS_ALU3op "1111"
46
47
48
49 /*******************************/
50 /* */
51 /* */
52 /* V4 Immediate Payload */
53 /* */
54 /* */
55 /*******************************/
56
57 DEF_CLASS32(ICLASS_EXTENDER" ---- -------- PP------ --------",EXTENDER)
58 DEF_ENC32(A4_ext, ICLASS_EXTENDER "iiii iiiiiiii PPiiiiii iiiiiiii")
59
60
61
62 /*******************************/
63 /* */
64 /* */
65 /* V2 PREDICATED LD/ST */
66 /* */
67 /* */
68 /*******************************/
69
70 DEF_CLASS32(ICLASS_V2LDST" ---- -------- PP------ --------",V2LDST)
71 DEF_CLASS32(ICLASS_V2LDST" ---1 -------- PP------ --------",V2LD)
72 DEF_CLASS32(ICLASS_V2LDST" ---0 -------- PP------ --------",V2ST)
73 DEF_CLASS32(ICLASS_V2LDST" 0--1 -------- PP------ --------",PLD)
74 DEF_CLASS32(ICLASS_V2LDST" 0--0 -------- PP------ --------",PST)
75 DEF_CLASS32(ICLASS_V2LDST" 1--1 -------- PP------ --------",GPLD)
76 DEF_CLASS32(ICLASS_V2LDST" 1--0 -------- PP------ --------",GPST)
77
78 DEF_FIELD32(ICLASS_V2LDST" 0!-- -------- PP------ --------",PMEM_Sense,"Sense")
79 DEF_FIELD32(ICLASS_V2LDST" 0-!- -------- PP------ --------",PMEM_PredNew,"PredNew")
80 DEF_FIELD32(ICLASS_V2LDST" ---1 !!------ PP------ --------",PMEML_Type,"Type")
81 DEF_FIELD32(ICLASS_V2LDST" ---1 --!----- PP------ --------",PMEML_UN,"Unsigned")
82 DEF_FIELD32(ICLASS_V2LDST" ---0 !!!----- PP------ --------",PMEMS_Type,"Type")
83
84 #define STD_PLD_IOENC(TAG,OPC) \
85 DEF_ENC32(L2_pload##TAG##t_io, ICLASS_V2LDST" 0001 "OPC" sssss PP0ttiii iiiddddd")\
86 DEF_ENC32(L2_pload##TAG##f_io, ICLASS_V2LDST" 0101 "OPC" sssss PP0ttiii iiiddddd")\
87 DEF_ENC32(L2_pload##TAG##tnew_io,ICLASS_V2LDST" 0011 "OPC" sssss PP0ttiii iiiddddd")\
88 DEF_ENC32(L2_pload##TAG##fnew_io,ICLASS_V2LDST" 0111 "OPC" sssss PP0ttiii iiiddddd")
89
90 STD_PLD_IOENC(rb, "000")
91 STD_PLD_IOENC(rub, "001")
92 STD_PLD_IOENC(rh, "010")
93 STD_PLD_IOENC(ruh, "011")
94 STD_PLD_IOENC(ri, "100")
95 STD_PLD_IOENC(rd, "110") /* note dest reg field LSB=0, 1 is reserved */
96
97
98
99 #define STD_PST_IOENC(TAG,OPC,SRC) \
100 DEF_ENC32(S2_pstore##TAG##t_io, ICLASS_V2LDST" 0000 "OPC" sssss PPi"SRC" iiiii0vv")\
101 DEF_ENC32(S2_pstore##TAG##f_io, ICLASS_V2LDST" 0100 "OPC" sssss PPi"SRC" iiiii0vv")\
102 DEF_ENC32(S4_pstore##TAG##tnew_io,ICLASS_V2LDST" 0010 "OPC" sssss PPi"SRC" iiiii0vv")\
103 DEF_ENC32(S4_pstore##TAG##fnew_io,ICLASS_V2LDST" 0110 "OPC" sssss PPi"SRC" iiiii0vv")
104
105 STD_PST_IOENC(rb, "000","ttttt")
106 STD_PST_IOENC(rh, "010","ttttt")
107 STD_PST_IOENC(rf, "011","ttttt")
108 STD_PST_IOENC(ri, "100","ttttt")
109 STD_PST_IOENC(rd, "110","ttttt")
110 STD_PST_IOENC(rbnew, "101","00ttt")
111 STD_PST_IOENC(rhnew, "101","01ttt")
112 STD_PST_IOENC(rinew, "101","10ttt")
113
114
115
116
117
118 /*******************************/
119 /* */
120 /* */
121 /* V2 GP-RELATIVE LD/ST */
122 /* */
123 /* */
124 /*******************************/
125 #define STD_LD_GP(TAG,OPC) \
126 DEF_ENC32(L2_load##TAG##gp, ICLASS_V2LDST" 1ii1 "OPC" iiiii PPiiiiii iiiddddd")
127
128 STD_LD_GP(rb, "000")
129 STD_LD_GP(rub, "001")
130 STD_LD_GP(rh, "010")
131 STD_LD_GP(ruh, "011")
132 STD_LD_GP(ri, "100")
133 STD_LD_GP(rd, "110") /* note dest reg field LSB=0, 1 is reserved */
134
135 #define STD_ST_GP(TAG,OPC,SRC) \
136 DEF_ENC32(S2_store##TAG##gp, ICLASS_V2LDST" 1ii0 "OPC" iiiii PPi"SRC" iiiiiiii")
137
138 STD_ST_GP(rb, "000","ttttt")
139 STD_ST_GP(rh, "010","ttttt")
140 STD_ST_GP(rf, "011","ttttt")
141 STD_ST_GP(ri, "100","ttttt")
142 STD_ST_GP(rd, "110","ttttt")
143 STD_ST_GP(rbnew,"101","00ttt")
144 STD_ST_GP(rhnew,"101","01ttt")
145 STD_ST_GP(rinew,"101","10ttt")
146
147
148
149
150
151 /*******************************/
152 /* */
153 /* */
154 /* V4LDST */
155 /* */
156 /* */
157 /*******************************/
158
159
160 DEF_CLASS32(ICLASS_V4LDST" ---- -------- PP------ --------",V4LDST)
161 DEF_CLASS32(ICLASS_V4LDST" 0--- -------- PP------ --------",Pred_RplusR)
162 DEF_CLASS32(ICLASS_V4LDST" 100- -------- PP------ --------",Pred_StoreImmed)
163 DEF_CLASS32(ICLASS_V4LDST" 101- -------- PP------ --------",RplusR)
164 DEF_CLASS32(ICLASS_V4LDST" 110- -------- PP------ --------",StoreImmed)
165 DEF_CLASS32(ICLASS_V4LDST" 111- -------- PP------ --------",MemOp)
166
167
168
169
170 /*******************************/
171 /* Pred (R+R) */
172 /*******************************/
173
174 #define STD_PLD_RRENC(TAG,OPC) \
175 DEF_ENC32(L4_pload##TAG##t_rr, ICLASS_V4LDST" 00 00 "OPC" sssss PPittttt ivvddddd")\
176 DEF_ENC32(L4_pload##TAG##f_rr, ICLASS_V4LDST" 00 01 "OPC" sssss PPittttt ivvddddd")\
177 DEF_ENC32(L4_pload##TAG##tnew_rr,ICLASS_V4LDST" 00 10 "OPC" sssss PPittttt ivvddddd")\
178 DEF_ENC32(L4_pload##TAG##fnew_rr,ICLASS_V4LDST" 00 11 "OPC" sssss PPittttt ivvddddd")
179
180 STD_PLD_RRENC(rb, "000")
181 STD_PLD_RRENC(rub, "001")
182 STD_PLD_RRENC(rh, "010")
183 STD_PLD_RRENC(ruh, "011")
184 STD_PLD_RRENC(ri, "100")
185 STD_PLD_RRENC(rd, "110")
186
187 #define STD_PST_RRENC(TAG,OPC,SRC) \
188 DEF_ENC32(S4_pstore##TAG##t_rr, ICLASS_V4LDST" 01 00 "OPC" sssss PPiuuuuu ivv"SRC)\
189 DEF_ENC32(S4_pstore##TAG##f_rr, ICLASS_V4LDST" 01 01 "OPC" sssss PPiuuuuu ivv"SRC)\
190 DEF_ENC32(S4_pstore##TAG##tnew_rr,ICLASS_V4LDST" 01 10 "OPC" sssss PPiuuuuu ivv"SRC)\
191 DEF_ENC32(S4_pstore##TAG##fnew_rr,ICLASS_V4LDST" 01 11 "OPC" sssss PPiuuuuu ivv"SRC)
192
193 STD_PST_RRENC(rb, "000","ttttt")
194 STD_PST_RRENC(rh, "010","ttttt")
195 STD_PST_RRENC(rf, "011","ttttt")
196 STD_PST_RRENC(ri, "100","ttttt")
197 STD_PST_RRENC(rd, "110","ttttt")
198 STD_PST_RRENC(rbnew, "101","00ttt")
199 STD_PST_RRENC(rhnew, "101","01ttt")
200 STD_PST_RRENC(rinew, "101","10ttt")
201
202
203
204 /*******************************/
205 /* Pred Store immediates */
206 /*******************************/
207
208 #define V4_PSTI(TAG,OPC) \
209 DEF_ENC32(S4_storei##TAG##t_io, ICLASS_V4LDST" 100 00 "OPC" sssss PPIiiiii ivvIIIII")\
210 DEF_ENC32(S4_storei##TAG##f_io, ICLASS_V4LDST" 100 01 "OPC" sssss PPIiiiii ivvIIIII")\
211 DEF_ENC32(S4_storei##TAG##tnew_io, ICLASS_V4LDST" 100 10 "OPC" sssss PPIiiiii ivvIIIII")\
212 DEF_ENC32(S4_storei##TAG##fnew_io, ICLASS_V4LDST" 100 11 "OPC" sssss PPIiiiii ivvIIIII")
213
214 V4_PSTI(rb, "00")
215 V4_PSTI(rh, "01")
216 V4_PSTI(ri, "10")
217
218
219
220 /*******************************/
221 /* (R+R) */
222 /*******************************/
223
224 #define STD_LD_RRENC(TAG,OPC) \
225 DEF_ENC32(L4_load##TAG##_rr, ICLASS_V4LDST" 1010 "OPC" sssss PPittttt i--ddddd")
226
227 STD_LD_RRENC(rb, "000")
228 STD_LD_RRENC(rub, "001")
229 STD_LD_RRENC(rh, "010")
230 STD_LD_RRENC(ruh, "011")
231 STD_LD_RRENC(ri, "100")
232 STD_LD_RRENC(rd, "110")
233
234 #define STD_ST_RRENC(TAG,OPC,SRC) \
235 DEF_ENC32(S4_store##TAG##_rr, ICLASS_V4LDST" 1011 "OPC" sssss PPiuuuuu i--"SRC)
236
237 STD_ST_RRENC(rb, "000","ttttt")
238 STD_ST_RRENC(rh, "010","ttttt")
239 STD_ST_RRENC(rf, "011","ttttt")
240 STD_ST_RRENC(ri, "100","ttttt")
241 STD_ST_RRENC(rd, "110","ttttt")
242 STD_ST_RRENC(rbnew, "101","00ttt")
243 STD_ST_RRENC(rhnew, "101","01ttt")
244 STD_ST_RRENC(rinew, "101","10ttt")
245
246
247
248
249 /*******************************/
250 /* Store immediates */
251 /*******************************/
252
253 #define V4_STI(TAG,OPC) \
254 DEF_ENC32(S4_storei##TAG##_io, ICLASS_V4LDST" 110 -- "OPC" sssss PPIiiiii iIIIIIII")
255
256
257 V4_STI(rb, "00")
258 V4_STI(rh, "01")
259 V4_STI(ri, "10")
260
261
262 /*******************************/
263 /* Memops */
264 /*******************************/
265
266 #define MEMOPENC(TAG,OPC) \
267 DEF_ENC32(L4_add_##TAG##_io, ICLASS_V4LDST" 111 0- " OPC "sssss PP0iiiii i00ttttt")\
268 DEF_ENC32(L4_sub_##TAG##_io, ICLASS_V4LDST" 111 0- " OPC "sssss PP0iiiii i01ttttt")\
269 DEF_ENC32(L4_and_##TAG##_io, ICLASS_V4LDST" 111 0- " OPC "sssss PP0iiiii i10ttttt")\
270 DEF_ENC32(L4_or_##TAG##_io, ICLASS_V4LDST" 111 0- " OPC "sssss PP0iiiii i11ttttt")\
271 \
272 DEF_ENC32(L4_iadd_##TAG##_io, ICLASS_V4LDST" 111 1- " OPC "sssss PP0iiiii i00IIIII")\
273 DEF_ENC32(L4_isub_##TAG##_io, ICLASS_V4LDST" 111 1- " OPC "sssss PP0iiiii i01IIIII")\
274 DEF_ENC32(L4_iand_##TAG##_io, ICLASS_V4LDST" 111 1- " OPC "sssss PP0iiiii i10IIIII")\
275 DEF_ENC32(L4_ior_##TAG##_io, ICLASS_V4LDST" 111 1- " OPC "sssss PP0iiiii i11IIIII")
276
277
278
279 MEMOPENC(memopw,"10")
280 MEMOPENC(memoph,"01")
281 MEMOPENC(memopb,"00")
282
283
284
285
286 /*******************************/
287 /* */
288 /* */
289 /* LOAD */
290 /* */
291 /* */
292 /*******************************/
293 DEF_CLASS32(ICLASS_LD" ---- -------- PP------ --------",LD)
294
295
296 DEF_CLASS32(ICLASS_LD" 0--- -------- PP------ --------",LD_ADDR_ROFFSET)
297 DEF_CLASS32(ICLASS_LD" 101- -------- PP00---- --------",LD_ADDR_POST_IMMED)
298 DEF_CLASS32(ICLASS_LD" 101- -------- PP01---- --------",LD_ADDR_ABS_UPDATE_V4)
299 DEF_CLASS32(ICLASS_LD" 101- -------- PP1----- --------",LD_ADDR_POST_IMMED_PRED_V2)
300 DEF_CLASS32(ICLASS_LD" 110- -------- PP-0---- 0-------",LD_ADDR_POST_REG)
301 DEF_CLASS32(ICLASS_LD" 110- -------- PP-1---- --------",LD_ADDR_ABS_PLUS_REG_V4)
302 DEF_CLASS32(ICLASS_LD" 100- -------- PP----1- --------",LD_ADDR_POST_CREG_V2)
303 DEF_CLASS32(ICLASS_LD" 111- -------- PP------ 1-------",LD_ADDR_PRED_ABS_V4)
304
305 DEF_FIELD32(ICLASS_LD" !!!- -------- PP------ --------",LD_Amode,"Amode")
306 DEF_FIELD32(ICLASS_LD" ---! !!------ PP------ --------",LD_Type,"Type")
307 DEF_FIELD32(ICLASS_LD" ---- --!----- PP------ --------",LD_UN,"Unsigned")
308
309 #define STD_LD_ENC(TAG,OPC) \
310 DEF_ENC32(L2_load##TAG##_io, ICLASS_LD" 0 ii "OPC" sssss PPiiiiii iiiddddd")\
311 DEF_ENC32(L2_load##TAG##_pi, ICLASS_LD" 1 01 "OPC" xxxxx PP00---i iiiddddd")\
312 DEF_ENC32(L4_load##TAG##_ap, ICLASS_LD" 1 01 "OPC" eeeee PP01IIII -IIddddd")\
313 DEF_ENC32(L2_load##TAG##_pr, ICLASS_LD" 1 10 "OPC" xxxxx PPu0---- 0--ddddd")\
314 DEF_ENC32(L4_load##TAG##_ur, ICLASS_LD" 1 10 "OPC" ttttt PPi1IIII iIIddddd")\
315
316
317 #define STD_LDX_ENC(TAG,OPC) \
318 DEF_ENC32(L2_load##TAG##_io, ICLASS_LD" 0 ii "OPC" sssss PPiiiiii iiiyyyyy")\
319 DEF_ENC32(L2_load##TAG##_pi, ICLASS_LD" 1 01 "OPC" xxxxx PP00---i iiiyyyyy")\
320 DEF_ENC32(L4_load##TAG##_ap, ICLASS_LD" 1 01 "OPC" eeeee PP01IIII -IIyyyyy")\
321 DEF_ENC32(L2_load##TAG##_pr, ICLASS_LD" 1 10 "OPC" xxxxx PPu0---- 0--yyyyy")\
322 DEF_ENC32(L4_load##TAG##_ur, ICLASS_LD" 1 10 "OPC" ttttt PPi1IIII iIIyyyyy")\
323
324
325 #define STD_PLD_ENC(TAG,OPC) \
326 DEF_ENC32(L2_pload##TAG##t_pi, ICLASS_LD" 1 01 "OPC" xxxxx PP100tti iiiddddd")\
327 DEF_ENC32(L2_pload##TAG##f_pi, ICLASS_LD" 1 01 "OPC" xxxxx PP101tti iiiddddd")\
328 DEF_ENC32(L2_pload##TAG##tnew_pi, ICLASS_LD" 1 01 "OPC" xxxxx PP110tti iiiddddd")\
329 DEF_ENC32(L2_pload##TAG##fnew_pi, ICLASS_LD" 1 01 "OPC" xxxxx PP111tti iiiddddd")\
330 DEF_ENC32(L4_pload##TAG##t_abs, ICLASS_LD" 1 11 "OPC" iiiii PP100tti 1--ddddd")\
331 DEF_ENC32(L4_pload##TAG##f_abs, ICLASS_LD" 1 11 "OPC" iiiii PP101tti 1--ddddd")\
332 DEF_ENC32(L4_pload##TAG##tnew_abs,ICLASS_LD" 1 11 "OPC" iiiii PP110tti 1--ddddd")\
333 DEF_ENC32(L4_pload##TAG##fnew_abs,ICLASS_LD" 1 11 "OPC" iiiii PP111tti 1--ddddd")
334
335
336 /* 0 000 misc: dealloc,loadw_locked,dcfetch */
337 STD_LD_ENC(rb, "1 000")
338 STD_LD_ENC(rub, "1 001")
339 STD_LD_ENC(rh, "1 010")
340 STD_LD_ENC(ruh, "1 011")
341 STD_LD_ENC(ri, "1 100")
342 STD_LD_ENC(rd, "1 110") /* note dest reg field LSB=0, 1 is reserved */
343
344 STD_PLD_ENC(rb, "1 000")
345 STD_PLD_ENC(rub, "1 001")
346 STD_PLD_ENC(rh, "1 010")
347 STD_PLD_ENC(ruh, "1 011")
348 STD_PLD_ENC(ri, "1 100")
349 STD_PLD_ENC(rd, "1 110") /* note dest reg field LSB=0, 1 is reserved */
350
351
352 DEF_CLASS32( ICLASS_LD" 0--0 000----- PP------ --------",LD_MISC)
353 DEF_ANTICLASS32(ICLASS_LD" 0--0 000----- PP------ --------",LD_ADDR_ROFFSET)
354 DEF_ANTICLASS32(ICLASS_LD" 1010 000----- PP------ --------",LD_ADDR_POST_IMMED)
355 DEF_ANTICLASS32(ICLASS_LD" 1100 000----- PP------ --------",LD_ADDR_POST_REG)
356 DEF_ANTICLASS32(ICLASS_LD" 1110 000----- PP------ --------",LD_ADDR_POST_REG)
357
358 DEF_ENC32(L2_deallocframe, ICLASS_LD" 000 0 000 sssss PP0----- ---ddddd")
359 DEF_ENC32(L4_return, ICLASS_LD" 011 0 000 sssss PP0000-- ---ddddd")
360 DEF_ENC32(L4_return_t, ICLASS_LD" 011 0 000 sssss PP0100vv ---ddddd")
361 DEF_ENC32(L4_return_f, ICLASS_LD" 011 0 000 sssss PP1100vv ---ddddd")
362 DEF_ENC32(L4_return_tnew_pt, ICLASS_LD" 011 0 000 sssss PP0110vv ---ddddd")
363 DEF_ENC32(L4_return_fnew_pt, ICLASS_LD" 011 0 000 sssss PP1110vv ---ddddd")
364 DEF_ENC32(L4_return_tnew_pnt, ICLASS_LD" 011 0 000 sssss PP0010vv ---ddddd")
365 DEF_ENC32(L4_return_fnew_pnt, ICLASS_LD" 011 0 000 sssss PP1010vv ---ddddd")
366
367 DEF_ENC32(L2_loadw_locked,ICLASS_LD" 001 0 000 sssss PP00---- -00ddddd")
368
369
370
371
372
373
374 DEF_ENC32(L4_loadd_locked,ICLASS_LD" 001 0 000 sssss PP01---- -00ddddd")
375 DEF_EXT_SPACE(EXTRACTW, ICLASS_LD" 001 0 000 iiiii PP0iiiii -01iiiii")
376 DEF_ENC32(Y2_dcfetchbo, ICLASS_LD" 010 0 000 sssss PP0--iii iiiiiiii")
377
378
379
380
381
382
383
384
385 /*******************************/
386 /* */
387 /* */
388 /* STORE */
389 /* */
390 /* */
391 /*******************************/
392
393 DEF_CLASS32(ICLASS_ST" ---- -------- PP------ --------",ST)
394
395 DEF_FIELD32(ICLASS_ST" !!!- -------- PP------ --------",ST_Amode,"Amode")
396 DEF_FIELD32(ICLASS_ST" ---! !!------ PP------ --------",ST_Type,"Type")
397 DEF_FIELD32(ICLASS_ST" ---- --!----- PP------ --------",ST_UN,"Unsigned")
398
399 DEF_CLASS32(ICLASS_ST" 0--1 -------- PP------ --------",ST_ADDR_ROFFSET)
400 DEF_CLASS32(ICLASS_ST" 1011 -------- PP0----- 0-----0-",ST_ADDR_POST_IMMED)
401 DEF_CLASS32(ICLASS_ST" 1011 -------- PP0----- 1-------",ST_ADDR_ABS_UPDATE_V4)
402 DEF_CLASS32(ICLASS_ST" 1011 -------- PP1----- --------",ST_ADDR_POST_IMMED_PRED_V2)
403 DEF_CLASS32(ICLASS_ST" 1111 -------- PP------ 1-------",ST_ADDR_PRED_ABS_V4)
404 DEF_CLASS32(ICLASS_ST" 1101 -------- PP------ 0-------",ST_ADDR_POST_REG)
405 DEF_CLASS32(ICLASS_ST" 1101 -------- PP------ 1-------",ST_ADDR_ABS_PLUS_REG_V4)
406 DEF_CLASS32(ICLASS_ST" 1001 -------- PP------ ------1-",ST_ADDR_POST_CREG_V2)
407 DEF_CLASS32(ICLASS_ST" 0--0 1------- PP------ --------",ST_MISC_STORELIKE)
408 DEF_CLASS32(ICLASS_ST" 1--0 0------- PP------ --------",ST_MISC_BUSOP)
409 DEF_CLASS32(ICLASS_ST" 0--0 0------- PP------ --------",ST_MISC_CACHEOP)
410
411
412 #define STD_ST_ENC(TAG,OPC,SRC) \
413 DEF_ENC32(S2_store##TAG##_io, ICLASS_ST" 0 ii "OPC" sssss PPi"SRC" iiiiiiii")\
414 DEF_ENC32(S2_store##TAG##_pi, ICLASS_ST" 1 01 "OPC" xxxxx PP0"SRC" 0iiii-0-")\
415 DEF_ENC32(S4_store##TAG##_ap, ICLASS_ST" 1 01 "OPC" eeeee PP0"SRC" 1-IIIIII")\
416 DEF_ENC32(S2_store##TAG##_pr, ICLASS_ST" 1 10 "OPC" xxxxx PPu"SRC" 0-------")\
417 DEF_ENC32(S4_store##TAG##_ur, ICLASS_ST" 1 10 "OPC" uuuuu PPi"SRC" 1iIIIIII")\
418
419
420 #define STD_PST_ENC(TAG,OPC,SRC) \
421 DEF_ENC32(S2_pstore##TAG##t_pi, ICLASS_ST" 1 01 "OPC" xxxxx PP1"SRC" 0iiii0vv")\
422 DEF_ENC32(S2_pstore##TAG##f_pi, ICLASS_ST" 1 01 "OPC" xxxxx PP1"SRC" 0iiii1vv")\
423 DEF_ENC32(S2_pstore##TAG##tnew_pi, ICLASS_ST" 1 01 "OPC" xxxxx PP1"SRC" 1iiii0vv")\
424 DEF_ENC32(S2_pstore##TAG##fnew_pi, ICLASS_ST" 1 01 "OPC" xxxxx PP1"SRC" 1iiii1vv")\
425 DEF_ENC32(S4_pstore##TAG##t_abs, ICLASS_ST" 1 11 "OPC" ---ii PP0"SRC" 1iiii0vv")\
426 DEF_ENC32(S4_pstore##TAG##f_abs, ICLASS_ST" 1 11 "OPC" ---ii PP0"SRC" 1iiii1vv")\
427 DEF_ENC32(S4_pstore##TAG##tnew_abs,ICLASS_ST" 1 11 "OPC" ---ii PP1"SRC" 1iiii0vv")\
428 DEF_ENC32(S4_pstore##TAG##fnew_abs,ICLASS_ST" 1 11 "OPC" ---ii PP1"SRC" 1iiii1vv")
429
430
431 /* 0 0-- Store Misc */
432 /* 0 1xx Available */
433 STD_ST_ENC(rb, "1 000","ttttt")
434 STD_ST_ENC(rh, "1 010","ttttt")
435 STD_ST_ENC(rf, "1 011","ttttt")
436 STD_ST_ENC(ri, "1 100","ttttt")
437 STD_ST_ENC(rd, "1 110","ttttt")
438 STD_ST_ENC(rbnew, "1 101","00ttt")
439 STD_ST_ENC(rhnew, "1 101","01ttt")
440 STD_ST_ENC(rinew, "1 101","10ttt")
441
442 STD_PST_ENC(rb, "1 000","ttttt")
443 STD_PST_ENC(rh, "1 010","ttttt")
444 STD_PST_ENC(rf, "1 011","ttttt")
445 STD_PST_ENC(ri, "1 100","ttttt")
446 STD_PST_ENC(rd, "1 110","ttttt")
447 STD_PST_ENC(rbnew, "1 101","00ttt")
448 STD_PST_ENC(rhnew, "1 101","01ttt")
449 STD_PST_ENC(rinew, "1 101","10ttt")
450
451
452
453 /* User */
454 /* xx - st_misc */
455 /* */
456 /* x bus/cache */
457 /* x store/cache */
458 DEF_ENC32(S2_allocframe, ICLASS_ST" 000 01 00xxxxx PP000iii iiiiiiii")
459 DEF_ENC32(S2_storew_locked,ICLASS_ST" 000 01 01sssss PP-ttttt ------dd")
460 DEF_ENC32(S4_stored_locked,ICLASS_ST" 000 01 11sssss PP0ttttt ------dd")
461 DEF_ENC32(Y2_dczeroa, ICLASS_ST" 000 01 10sssss PP0----- --------")
462
463
464 DEF_ENC32(Y2_barrier, ICLASS_ST" 100 00 00----- PP------ 000-----")
465 DEF_ENC32(Y2_syncht, ICLASS_ST" 100 00 10----- PP------ --------")
466
467
468
469 DEF_ENC32(Y2_dccleana, ICLASS_ST" 000 00 00sssss PP------ --------")
470 DEF_ENC32(Y2_dcinva, ICLASS_ST" 000 00 01sssss PP------ --------")
471 DEF_ENC32(Y2_dccleaninva, ICLASS_ST" 000 00 10sssss PP------ --------")
472
473 /*******************************/
474 /* */
475 /* */
476 /* JUMP */
477 /* */
478 /* */
479 /*******************************/
480
481 DEF_CLASS32(ICLASS_J" ---- -------- PP------ --------",J)
482 DEF_CLASS32(ICLASS_J" 0--- -------- PP------ --------",JUMPR_MISC)
483 DEF_CLASS32(ICLASS_J" 10-- -------- PP------ --------",UCJUMP)
484 DEF_CLASS32(ICLASS_J" 110- -------- PP------ --------",CJUMP)
485 DEF_FIELD32(ICLASS_J" 110- -------- PP--!--- --------",J_DN,"Dot-new")
486 DEF_FIELD32(ICLASS_J" 110- -------- PP-!---- --------",J_PT,"Predict-taken")
487
488
489
490 DEF_FIELDROW_DESC32(ICLASS_J" 0000 -------- PP------ --------","[#0] PC=(Rs), R31=return")
491 DEF_ENC32(J2_callr, ICLASS_J" 0000 101sssss PP------ --------")
492
493 DEF_FIELDROW_DESC32(ICLASS_J" 0001 -------- PP------ --------","[#1] if (Pu) PC=(Rs), R31=return")
494 DEF_ENC32(J2_callrt, ICLASS_J" 0001 000sssss PP----uu --------")
495 DEF_ENC32(J2_callrf, ICLASS_J" 0001 001sssss PP----uu --------")
496
497 DEF_FIELDROW_DESC32(ICLASS_J" 0010 -------- PP------ --------","[#2] PC=(Rs); ")
498 DEF_ENC32(J2_jumpr, ICLASS_J" 0010 100sssss PP------ --------")
499 DEF_ENC32(J4_hintjumpr, ICLASS_J" 0010 101sssss PP------ --------")
500
501 DEF_FIELDROW_DESC32(ICLASS_J" 0011 -------- PP------ --------","[#3] if (Pu) PC=(Rs) ")
502 DEF_ENC32(J2_jumprt, ICLASS_J" 0011 010sssss PP-00-uu --------")
503 DEF_ENC32(J2_jumprf, ICLASS_J" 0011 011sssss PP-00-uu --------")
504 DEF_ENC32(J2_jumprtpt, ICLASS_J" 0011 010sssss PP-10-uu --------")
505 DEF_ENC32(J2_jumprfpt, ICLASS_J" 0011 011sssss PP-10-uu --------")
506 DEF_ENC32(J2_jumprtnew, ICLASS_J" 0011 010sssss PP-01-uu --------")
507 DEF_ENC32(J2_jumprfnew, ICLASS_J" 0011 011sssss PP-01-uu --------")
508 DEF_ENC32(J2_jumprtnewpt, ICLASS_J" 0011 010sssss PP-11-uu --------")
509 DEF_ENC32(J2_jumprfnewpt, ICLASS_J" 0011 011sssss PP-11-uu --------")
510
511 DEF_FIELDROW_DESC32(ICLASS_J" 0100 -------- PP------ --------","[#4] (#u8) ")
512 DEF_ENC32(J2_trap0, ICLASS_J" 0100 00------ PP-iiiii ---iii--")
513 DEF_ENC32(J2_pause, ICLASS_J" 0100 01------ PP-iiiii ---iii--")
514
515 DEF_FIELDROW_DESC32(ICLASS_J" 0110 -------- PP------ --------","[#6] icop(Rs) ")
516 DEF_ENC32(Y2_icinva, ICLASS_J" 0110 110sssss PP000--- --------")
517
518 DEF_FIELDROW_DESC32(ICLASS_J" 0111 -------- PP------ --------","[#7] () ")
519 DEF_ENC32(Y2_isync, ICLASS_J" 0111 11000000 PP0---00 00000010")
520
521 /* JUMP */
522 DEF_FIELDROW_DESC32(ICLASS_J" 100- -------- PP------ --------","[#8,9] PC=(#r22)")
523 DEF_ENC32(J2_jump, ICLASS_J" 100i iiiiiiii PPiiiiii iiiiiii-")
524
525 DEF_FIELDROW_DESC32(ICLASS_J" 101- -------- PP------ --------","[#10,11] PC=(#r22), R31=return")
526 DEF_ENC32(J2_call, ICLASS_J" 101i iiiiiiii PPiiiiii iiiiiii0")
527
528 DEF_FIELDROW_DESC32(ICLASS_J" 1100 -------- PP------ --------","[#12] if (Pu) PC=(#r15)")
529 DEF_ENC32(J2_jumpt, ICLASS_J" 1100 ii0iiiii PPi00-uu iiiiiii-")
530 DEF_ENC32(J2_jumpf, ICLASS_J" 1100 ii1iiiii PPi00-uu iiiiiii-")
531 DEF_ENC32(J2_jumptpt, ICLASS_J" 1100 ii0iiiii PPi10-uu iiiiiii-")
532 DEF_ENC32(J2_jumpfpt, ICLASS_J" 1100 ii1iiiii PPi10-uu iiiiiii-")
533 DEF_ENC32(J2_jumptnew, ICLASS_J" 1100 ii0iiiii PPi01-uu iiiiiii-")
534 DEF_ENC32(J2_jumpfnew, ICLASS_J" 1100 ii1iiiii PPi01-uu iiiiiii-")
535 DEF_ENC32(J2_jumptnewpt,ICLASS_J" 1100 ii0iiiii PPi11-uu iiiiiii-")
536 DEF_ENC32(J2_jumpfnewpt,ICLASS_J" 1100 ii1iiiii PPi11-uu iiiiiii-")
537
538 DEF_FIELDROW_DESC32(ICLASS_J" 1101 -------- PP------ --------","[#13] if (Pu) PC=(#r15), R31=return")
539 DEF_ENC32(J2_callt, ICLASS_J" 1101 ii0iiiii PPi-0-uu iiiiiii-")
540 DEF_ENC32(J2_callf, ICLASS_J" 1101 ii1iiiii PPi-0-uu iiiiiii-")
541
542
543
544
545
546
547
548 /*******************************/
549 /* */
550 /* V4 */
551 /* COMPOUND COMPARE-JUMPS */
552 /* */
553 /* */
554 /*******************************/
555
556
557 /* EJP: this has to match what we have in htmldocs.py... so I will call it CJ, we can change it */
558 DEF_CLASS32(ICLASS_CJ" 0--- -------- PP------ --------",CJ)
559
560 DEF_FIELDROW_DESC32(ICLASS_CJ" 00-- -------- -------- --------","[#0-3] pd=cmp.xx(R,#u5) ; if ([!]p0.new) jump:[h] #s9:2 ")
561 DEF_FIELDROW_DESC32(ICLASS_CJ" 010- -------- -------- --------","[#4,5] pd=cmp.eq(R,R) ; if ([!]p0.new) jump:[h] #s9:2 ")
562 DEF_FIELDROW_DESC32(ICLASS_CJ" 0110 -------- -------- --------","[#6] Rd=#u6 ; jump #s9:2 ")
563 DEF_FIELDROW_DESC32(ICLASS_CJ" 0111 -------- -------- --------","[#7] Rd=Rs ; jump #s9:2 ")
564
565
566 #define CMPJMPI_ENC(TAG,OPC) \
567 DEF_ENC32(TAG##i_tp0_jump_t, ICLASS_CJ" 00 0 "OPC" 0iissss PP1IIIII iiiiiii-") \
568 DEF_ENC32(TAG##i_fp0_jump_t, ICLASS_CJ" 00 0 "OPC" 1iissss PP1IIIII iiiiiii-") \
569 DEF_ENC32(TAG##i_tp0_jump_nt, ICLASS_CJ" 00 0 "OPC" 0iissss PP0IIIII iiiiiii-") \
570 DEF_ENC32(TAG##i_fp0_jump_nt, ICLASS_CJ" 00 0 "OPC" 1iissss PP0IIIII iiiiiii-") \
571 \
572 DEF_ENC32(TAG##i_tp1_jump_t, ICLASS_CJ" 00 1 "OPC" 0iissss PP1IIIII iiiiiii-") \
573 DEF_ENC32(TAG##i_fp1_jump_t, ICLASS_CJ" 00 1 "OPC" 1iissss PP1IIIII iiiiiii-") \
574 DEF_ENC32(TAG##i_tp1_jump_nt, ICLASS_CJ" 00 1 "OPC" 0iissss PP0IIIII iiiiiii-") \
575 DEF_ENC32(TAG##i_fp1_jump_nt, ICLASS_CJ" 00 1 "OPC" 1iissss PP0IIIII iiiiiii-")
576
577 CMPJMPI_ENC(J4_cmpeq,"00")
578 CMPJMPI_ENC(J4_cmpgt,"01")
579 CMPJMPI_ENC(J4_cmpgtu,"10")
580
581
582 #define CMPJMP1I_ENC(TAG,OPC) \
583 DEF_ENC32(TAG##_tp0_jump_t, ICLASS_CJ" 00 0 11 0iissss PP1---"OPC" iiiiiii-") \
584 DEF_ENC32(TAG##_fp0_jump_t, ICLASS_CJ" 00 0 11 1iissss PP1---"OPC" iiiiiii-") \
585 DEF_ENC32(TAG##_tp0_jump_nt, ICLASS_CJ" 00 0 11 0iissss PP0---"OPC" iiiiiii-") \
586 DEF_ENC32(TAG##_fp0_jump_nt, ICLASS_CJ" 00 0 11 1iissss PP0---"OPC" iiiiiii-") \
587 \
588 DEF_ENC32(TAG##_tp1_jump_t, ICLASS_CJ" 00 1 11 0iissss PP1---"OPC" iiiiiii-") \
589 DEF_ENC32(TAG##_fp1_jump_t, ICLASS_CJ" 00 1 11 1iissss PP1---"OPC" iiiiiii-") \
590 DEF_ENC32(TAG##_tp1_jump_nt, ICLASS_CJ" 00 1 11 0iissss PP0---"OPC" iiiiiii-") \
591 DEF_ENC32(TAG##_fp1_jump_nt, ICLASS_CJ" 00 1 11 1iissss PP0---"OPC" iiiiiii-")
592
593 CMPJMP1I_ENC(J4_cmpeqn1,"00")
594 CMPJMP1I_ENC(J4_cmpgtn1,"01")
595 CMPJMP1I_ENC(J4_tstbit0,"11")
596
597
598
599 #define CMPJMPR_ENC(TAG,OPC) \
600 DEF_ENC32(TAG##_tp0_jump_t, ICLASS_CJ" 01 0 "OPC" 0iissss PP10tttt iiiiiii-") \
601 DEF_ENC32(TAG##_fp0_jump_t, ICLASS_CJ" 01 0 "OPC" 1iissss PP10tttt iiiiiii-") \
602 DEF_ENC32(TAG##_tp0_jump_nt, ICLASS_CJ" 01 0 "OPC" 0iissss PP00tttt iiiiiii-") \
603 DEF_ENC32(TAG##_fp0_jump_nt, ICLASS_CJ" 01 0 "OPC" 1iissss PP00tttt iiiiiii-") \
604 \
605 DEF_ENC32(TAG##_tp1_jump_t, ICLASS_CJ" 01 0 "OPC" 0iissss PP11tttt iiiiiii-") \
606 DEF_ENC32(TAG##_fp1_jump_t, ICLASS_CJ" 01 0 "OPC" 1iissss PP11tttt iiiiiii-") \
607 DEF_ENC32(TAG##_tp1_jump_nt, ICLASS_CJ" 01 0 "OPC" 0iissss PP01tttt iiiiiii-") \
608 DEF_ENC32(TAG##_fp1_jump_nt, ICLASS_CJ" 01 0 "OPC" 1iissss PP01tttt iiiiiii-")
609
610 CMPJMPR_ENC(J4_cmpeq,"00")
611 CMPJMPR_ENC(J4_cmpgt,"01")
612 CMPJMPR_ENC(J4_cmpgtu,"10")
613
614
615 DEF_ENC32(J4_jumpseti, ICLASS_CJ" 0110 --iidddd PPIIIIII iiiiiii-")
616 DEF_ENC32(J4_jumpsetr, ICLASS_CJ" 0111 --iissss PP--dddd iiiiiii-")
617
618
619 DEF_EXT_SPACE(EXT_CJ, ICLASS_CJ"1 iii iiiiiiii PPiiiiii iiiiiiii")
620
621
622
623 DEF_CLASS32(ICLASS_NCJ" 0--- -------- PP------ --------",NCJ)
624 DEF_FIELDROW_DESC32(ICLASS_NCJ" 00-- -------- -------- --------","[#0-3] if (cmp.xx(R.new,R)) jump:[h] #s9:2 ")
625 DEF_FIELDROW_DESC32(ICLASS_NCJ" 01-- -------- -------- --------","[#4-7] if (cmp.xx(R.new,#U5)) jump:[h] #s9:2 ")
626
627 #define OPRJMP_ENC(TAG,OPC) \
628 DEF_ENC32(TAG##_t_jumpnv_t, ICLASS_NCJ" 00 "OPC" 0ii-sss PP1ttttt iiiiiii-") \
629 DEF_ENC32(TAG##_f_jumpnv_t, ICLASS_NCJ" 00 "OPC" 1ii-sss PP1ttttt iiiiiii-") \
630 DEF_ENC32(TAG##_t_jumpnv_nt, ICLASS_NCJ" 00 "OPC" 0ii-sss PP0ttttt iiiiiii-") \
631 DEF_ENC32(TAG##_f_jumpnv_nt, ICLASS_NCJ" 00 "OPC" 1ii-sss PP0ttttt iiiiiii-")
632
633 OPRJMP_ENC(J4_cmpeq, "000")
634 OPRJMP_ENC(J4_cmpgt, "001")
635 OPRJMP_ENC(J4_cmpgtu, "010")
636 OPRJMP_ENC(J4_cmplt, "011")
637 OPRJMP_ENC(J4_cmpltu, "100")
638
639
640 #define OPIJMP_ENC(TAG,OPC) \
641 DEF_ENC32(TAG##_t_jumpnv_t, ICLASS_NCJ" 01 "OPC" 0ii-sss PP1IIIII iiiiiii-") \
642 DEF_ENC32(TAG##_f_jumpnv_t, ICLASS_NCJ" 01 "OPC" 1ii-sss PP1IIIII iiiiiii-") \
643 DEF_ENC32(TAG##_t_jumpnv_nt, ICLASS_NCJ" 01 "OPC" 0ii-sss PP0IIIII iiiiiii-") \
644 DEF_ENC32(TAG##_f_jumpnv_nt, ICLASS_NCJ" 01 "OPC" 1ii-sss PP0IIIII iiiiiii-")
645
646 OPIJMP_ENC(J4_cmpeqi, "000")
647 OPIJMP_ENC(J4_cmpgti, "001")
648 OPIJMP_ENC(J4_cmpgtui, "010")
649
650
651 #define OPI1JMP_ENC(TAG,OPC) \
652 DEF_ENC32(TAG##_t_jumpnv_t, ICLASS_NCJ" 01 "OPC" 0ii-sss PP1----- iiiiiii-") \
653 DEF_ENC32(TAG##_f_jumpnv_t, ICLASS_NCJ" 01 "OPC" 1ii-sss PP1----- iiiiiii-") \
654 DEF_ENC32(TAG##_t_jumpnv_nt, ICLASS_NCJ" 01 "OPC" 0ii-sss PP0----- iiiiiii-") \
655 DEF_ENC32(TAG##_f_jumpnv_nt, ICLASS_NCJ" 01 "OPC" 1ii-sss PP0----- iiiiiii-")
656
657 OPI1JMP_ENC(J4_cmpeqn1, "100")
658 OPI1JMP_ENC(J4_cmpgtn1, "101")
659 OPI1JMP_ENC(J4_tstbit0, "011")
660
661
662 DEF_EXT_SPACE(EXT_NCJ, ICLASS_NCJ"1 iii iiiiiiii PPiiiiii iiiiiiii")
663
664
665
666 /*******************************/
667 /* */
668 /* */
669 /* CR */
670 /* */
671 /* */
672 /*******************************/
673
674
675
676 DEF_CLASS32(ICLASS_CR" ---- -------- PP------ --------",CR)
677 DEF_CLASS32(ICLASS_CR" -0-- -------- PP------ --------",CRUSER)
678 DEF_CLASS32(ICLASS_CR" -1-- -------- PP------ --------",CRSUPER)
679
680 DEF_FIELD32(ICLASS_CR" -!-- -------- PP------ --------",CR_sm,"Supervisor mode only")
681
682 /* User CR ops */
683
684 DEF_FIELDROW_DESC32( ICLASS_CR" 0000 -------- PP------ --------","[#0] (Rs,#r8)")
685 DEF_ENC32(J2_loop0r, ICLASS_CR" 0000 000sssss PP-iiiii ---ii---")
686 DEF_ENC32(J2_loop1r, ICLASS_CR" 0000 001sssss PP-iiiii ---ii---")
687 DEF_ENC32(J2_ploop1sr, ICLASS_CR" 0000 101sssss PP-iiiii ---ii---")
688 DEF_ENC32(J2_ploop2sr, ICLASS_CR" 0000 110sssss PP-iiiii ---ii---")
689 DEF_ENC32(J2_ploop3sr, ICLASS_CR" 0000 111sssss PP-iiiii ---ii---")
690
691 DEF_FIELDROW_DESC32( ICLASS_CR" 0001 -------- PP------ --------","[#1] (Rs,#r13)")
692 DEF_ENC32(J2_jumprz, ICLASS_CR" 0001 00isssss PPi0iiii iiiiiii-")
693 DEF_ENC32(J2_jumprzpt, ICLASS_CR" 0001 00isssss PPi1iiii iiiiiii-")
694 DEF_ENC32(J2_jumprnz, ICLASS_CR" 0001 10isssss PPi0iiii iiiiiii-")
695 DEF_ENC32(J2_jumprnzpt, ICLASS_CR" 0001 10isssss PPi1iiii iiiiiii-")
696
697 DEF_ENC32(J2_jumprgtez, ICLASS_CR" 0001 01isssss PPi0iiii iiiiiii-")
698 DEF_ENC32(J2_jumprgtezpt,ICLASS_CR" 0001 01isssss PPi1iiii iiiiiii-")
699 DEF_ENC32(J2_jumprltez, ICLASS_CR" 0001 11isssss PPi0iiii iiiiiii-")
700 DEF_ENC32(J2_jumprltezpt,ICLASS_CR" 0001 11isssss PPi1iiii iiiiiii-")
701
702 DEF_FIELDROW_DESC32( ICLASS_CR" 0010 -------- PP------ --------","[#2] Cd=Rs ")
703 DEF_ENC32(A2_tfrrcr, ICLASS_CR" 0010 001sssss PP------ ---ddddd")
704
705 DEF_FIELDROW_DESC32( ICLASS_CR" 0011 -------- PP------ --------","[#3] Cdd=Rss ")
706 DEF_ENC32(A4_tfrpcp, ICLASS_CR" 0011 001sssss PP------ ---ddddd")
707
708 DEF_FIELDROW_DESC32( ICLASS_CR" 1000 -------- PP------ --------","[#8] Rdd=Css ")
709 DEF_ENC32(A4_tfrcpp, ICLASS_CR" 1000 000sssss PP------ ---ddddd")
710
711 DEF_FIELDROW_DESC32( ICLASS_CR" 1001 -------- PP------ --------","[#9] (#r8,#U10)")
712 DEF_ENC32(J2_ploop1si, ICLASS_CR" 1001 101IIIII PP-iiiii IIIii-II")
713 DEF_ENC32(J2_ploop2si, ICLASS_CR" 1001 110IIIII PP-iiiii IIIii-II")
714 DEF_ENC32(J2_ploop3si, ICLASS_CR" 1001 111IIIII PP-iiiii IIIii-II")
715 DEF_ENC32(J2_loop0i, ICLASS_CR" 1001 000IIIII PP-iiiii IIIii-II")
716 DEF_ENC32(J2_loop1i, ICLASS_CR" 1001 001IIIII PP-iiiii IIIii-II")
717
718 DEF_FIELDROW_DESC32( ICLASS_CR" 1010 -------- PP------ --------","[#10] Rd=Cs ")
719 DEF_ENC32(A2_tfrcrr, ICLASS_CR" 1010 000sssss PP------ ---ddddd")
720 DEF_ENC32(C4_addipc, ICLASS_CR" 1010 01001001 PP-iiiii i--ddddd")
721
722
723 DEF_FIELDROW_DESC32( ICLASS_CR" 1011 -------- PP0----- --------","[#11] Pd=(Ps,Pt,Pu)")
724 DEF_ENC32(C2_and, ICLASS_CR" 1011 0000--ss PP0---tt ------dd")
725 DEF_ENC32(C2_or, ICLASS_CR" 1011 0010--ss PP0---tt ------dd")
726 DEF_ENC32(C2_xor, ICLASS_CR" 1011 0100--ss PP0---tt ------dd")
727 DEF_ENC32(C2_andn, ICLASS_CR" 1011 0110--ss PP0---tt ------dd")
728 DEF_ENC32(C2_any8, ICLASS_CR" 1011 1000--ss PP0----- ------dd")
729 DEF_ENC32(C2_all8, ICLASS_CR" 1011 1010--ss PP0----- ------dd")
730 DEF_ENC32(C2_not, ICLASS_CR" 1011 1100--ss PP0----- ------dd")
731 DEF_ENC32(C2_orn, ICLASS_CR" 1011 1110--ss PP0---tt ------dd")
732
733 DEF_ENC32(C4_and_and, ICLASS_CR" 1011 0001--ss PP0---tt uu----dd")
734 DEF_ENC32(C4_and_or, ICLASS_CR" 1011 0011--ss PP0---tt uu----dd")
735 DEF_ENC32(C4_or_and, ICLASS_CR" 1011 0101--ss PP0---tt uu----dd")
736 DEF_ENC32(C4_or_or, ICLASS_CR" 1011 0111--ss PP0---tt uu----dd")
737 DEF_ENC32(C4_and_andn, ICLASS_CR" 1011 1001--ss PP0---tt uu----dd")
738 DEF_ENC32(C4_and_orn, ICLASS_CR" 1011 1011--ss PP0---tt uu----dd")
739 DEF_ENC32(C4_or_andn, ICLASS_CR" 1011 1101--ss PP0---tt uu----dd")
740 DEF_ENC32(C4_or_orn, ICLASS_CR" 1011 1111--ss PP0---tt uu----dd")
741
742 DEF_ENC32(C4_fastcorner9, ICLASS_CR"1011 0000--ss PP1---tt 1--1--dd")
743 DEF_ENC32(C4_fastcorner9_not, ICLASS_CR"1011 0001--ss PP1---tt 1--1--dd")
744
745
746
747 /*******************************/
748 /* */
749 /* */
750 /* M */
751 /* */
752 /* */
753 /*******************************/
754
755
756 DEF_CLASS32(ICLASS_M" ---- -------- PP------ --------",M)
757 DEF_FIELD32(ICLASS_M" !!!! -------- PP------ --------",M_RegType,"Register Type")
758 DEF_FIELD32(ICLASS_M" ---- !!!----- PP------ --------",M_MajOp,"Major Opcode")
759 DEF_FIELD32(ICLASS_M" ---- -------- PP------ !!!-----",M_MinOp,"Minor Opcode")
760
761
762
763 #define SP_MPY(TAG,REGTYPE,DSTCHARS,SAT,RND,UNS)\
764 DEF_ENC32(TAG##_ll_s0, ICLASS_M REGTYPE "0" UNS RND"sssss PP-ttttt "SAT"00" DSTCHARS)\
765 DEF_ENC32(TAG##_lh_s0, ICLASS_M REGTYPE "0" UNS RND"sssss PP-ttttt "SAT"01" DSTCHARS)\
766 DEF_ENC32(TAG##_hl_s0, ICLASS_M REGTYPE "0" UNS RND"sssss PP-ttttt "SAT"10" DSTCHARS)\
767 DEF_ENC32(TAG##_hh_s0, ICLASS_M REGTYPE "0" UNS RND"sssss PP-ttttt "SAT"11" DSTCHARS)\
768 DEF_ENC32(TAG##_ll_s1, ICLASS_M REGTYPE "1" UNS RND"sssss PP-ttttt "SAT"00" DSTCHARS)\
769 DEF_ENC32(TAG##_lh_s1, ICLASS_M REGTYPE "1" UNS RND"sssss PP-ttttt "SAT"01" DSTCHARS)\
770 DEF_ENC32(TAG##_hl_s1, ICLASS_M REGTYPE "1" UNS RND"sssss PP-ttttt "SAT"10" DSTCHARS)\
771 DEF_ENC32(TAG##_hh_s1, ICLASS_M REGTYPE "1" UNS RND"sssss PP-ttttt "SAT"11" DSTCHARS)
772
773 /* Double precision */
774 #define MPY_ENC(TAG,REGTYPE,DSTCHARS,SAT,RNDNAC,UNS,SHFT,VMIN2)\
775 DEF_ENC32(TAG, ICLASS_M REGTYPE SHFT UNS RNDNAC"sssss PP0ttttt "SAT VMIN2 DSTCHARS)
776
777 #define MPYI_ENC(TAG,REGTYPE,DSTCHARS,RNDNAC,UNS,SHFT)\
778 DEF_ENC32(TAG, ICLASS_M REGTYPE SHFT UNS RNDNAC"sssss PP0iiiii iii" DSTCHARS)
779
780
781 DEF_FIELDROW_DESC32(ICLASS_M" 0000 -------- PP------ --------","[#0] Rd=(Rs,#u8)")
782 MPYI_ENC(M2_mpysip, "0000","ddddd","-","-","0" )
783 MPYI_ENC(M2_mpysin, "0000","ddddd","-","-","1" )
784
785
786 DEF_FIELDROW_DESC32(ICLASS_M" 0001 -------- PP------ --------","[#1] Rx=(Rs,#u8)")
787 MPYI_ENC(M2_macsip, "0001","xxxxx","-","-","0" )
788 MPYI_ENC(M2_macsin, "0001","xxxxx","-","-","1" )
789
790
791 DEF_FIELDROW_DESC32(ICLASS_M" 0010 -------- PP------ --------","[#2] Rx=(Rs,#s8)")
792 MPYI_ENC(M2_accii, "0010","xxxxx","-","-","0" )
793 MPYI_ENC(M2_naccii, "0010","xxxxx","-","-","1" )
794
795
796 DEF_FIELDROW_DESC32(ICLASS_M" 0011 -------- PP------ --------","[#3] Ry=(Ru,(Rs,Ry)) ")
797 DEF_ENC32(M4_mpyrr_addr,ICLASS_M" 0011 000sssss PP-yyyyy ---uuuuu")
798
799
800 DEF_FIELDROW_DESC32(ICLASS_M" 0100 -------- PP------ --------","[#4] Rdd=(Rs,Rt)")
801 DEF_FIELD32(ICLASS_M" 0100 -------- PP------ --!-----",Ma_tH,"Rt is High") /*Rt high */
802 DEF_FIELD32(ICLASS_M" 0100 -------- PP------ -!------",Ma_sH,"Rs is High") /* Rs high */
803 SP_MPY(M2_mpyd, "0100","ddddd","-","0","0")
804 SP_MPY(M2_mpyd_rnd, "0100","ddddd","-","1","0")
805 SP_MPY(M2_mpyud, "0100","ddddd","-","0","1")
806
807
808 DEF_FIELDROW_DESC32(ICLASS_M" 0101 -------- PP------ --------","[#5] Rdd=(Rs,Rt)")
809 MPY_ENC(M2_dpmpyss_s0, "0101","ddddd","0","0","0","0","00")
810 MPY_ENC(M2_dpmpyuu_s0, "0101","ddddd","0","0","1","0","00")
811 MPY_ENC(M2_vmpy2s_s0, "0101","ddddd","1","0","0","0","01")
812 MPY_ENC(M2_vmpy2s_s1, "0101","ddddd","1","0","0","1","01")
813 MPY_ENC(M2_cmpyi_s0, "0101","ddddd","0","0","0","0","01")
814 MPY_ENC(M2_cmpyr_s0, "0101","ddddd","0","0","0","0","10")
815 MPY_ENC(M2_cmpys_s0, "0101","ddddd","1","0","0","0","10")
816 MPY_ENC(M2_cmpys_s1, "0101","ddddd","1","0","0","1","10")
817 MPY_ENC(M2_cmpysc_s0, "0101","ddddd","1","0","1","0","10")
818 MPY_ENC(M2_cmpysc_s1, "0101","ddddd","1","0","1","1","10")
819 MPY_ENC(M2_vmpy2su_s0, "0101","ddddd","1","0","0","0","11")
820 MPY_ENC(M2_vmpy2su_s1, "0101","ddddd","1","0","0","1","11")
821 MPY_ENC(M4_pmpyw, "0101","ddddd","1","0","1","0","11")
822 MPY_ENC(M4_vpmpyh, "0101","ddddd","1","0","1","1","11")
823 MPY_ENC(M5_vmpybuu, "0101","ddddd","0","0","0","1","01")
824 MPY_ENC(M5_vmpybsu, "0101","ddddd","0","0","1","0","01")
825
826
827
828
829 DEF_FIELDROW_DESC32(ICLASS_M" 0110 -------- PP------ --------","[#6] Rxx=(Rs,Rt)")
830 DEF_FIELD32(ICLASS_M" 0110 -------- PP------ --!-----",Mb_tH,"Rt is High") /*Rt high */
831 DEF_FIELD32(ICLASS_M" 0110 -------- PP------ -!------",Mb_sH,"Rs is High") /* Rs high */
832 SP_MPY(M2_mpyd_acc, "0110","xxxxx","0","0","0")
833 SP_MPY(M2_mpyud_acc, "0110","xxxxx","0","0","1")
834 SP_MPY(M2_mpyd_nac, "0110","xxxxx","0","1","0")
835 SP_MPY(M2_mpyud_nac, "0110","xxxxx","0","1","1")
836
837
838 DEF_FIELDROW_DESC32(ICLASS_M" 0111 -------- PP------ --------","[#7] Rxx=(Rs,Rt)")
839 MPY_ENC(M2_dpmpyss_acc_s0, "0111","xxxxx","0","0","0","0","00")
840 MPY_ENC(M2_dpmpyss_nac_s0, "0111","xxxxx","0","1","0","0","00")
841 MPY_ENC(M2_dpmpyuu_acc_s0, "0111","xxxxx","0","0","1","0","00")
842 MPY_ENC(M2_dpmpyuu_nac_s0, "0111","xxxxx","0","1","1","0","00")
843 MPY_ENC(M2_vmac2s_s0, "0111","xxxxx","1","0","0","0","01")
844 MPY_ENC(M2_vmac2s_s1, "0111","xxxxx","1","0","0","1","01")
845 MPY_ENC(M2_cmaci_s0, "0111","xxxxx","0","0","0","0","01")
846 MPY_ENC(M2_cmacr_s0, "0111","xxxxx","0","0","0","0","10")
847 MPY_ENC(M2_cmacs_s0, "0111","xxxxx","1","0","0","0","10")
848 MPY_ENC(M2_cmacs_s1, "0111","xxxxx","1","0","0","1","10")
849 MPY_ENC(M2_cmacsc_s0, "0111","xxxxx","1","0","1","0","10")
850 MPY_ENC(M2_cmacsc_s1, "0111","xxxxx","1","0","1","1","10")
851 MPY_ENC(M2_vmac2, "0111","xxxxx","0","1","0","0","01")
852 MPY_ENC(M2_cnacs_s0, "0111","xxxxx","1","0","0","0","11")
853 MPY_ENC(M2_cnacs_s1, "0111","xxxxx","1","0","0","1","11")
854 MPY_ENC(M2_cnacsc_s0, "0111","xxxxx","1","0","1","0","11")
855 MPY_ENC(M2_cnacsc_s1, "0111","xxxxx","1","0","1","1","11")
856 MPY_ENC(M2_vmac2su_s0, "0111","xxxxx","1","1","1","0","01")
857 MPY_ENC(M2_vmac2su_s1, "0111","xxxxx","1","1","1","1","01")
858 MPY_ENC(M4_pmpyw_acc, "0111","xxxxx","1","1","0","0","11")
859 MPY_ENC(M4_vpmpyh_acc, "0111","xxxxx","1","1","0","1","11")
860 MPY_ENC(M5_vmacbuu, "0111","xxxxx","0","0","0","1","01")
861 MPY_ENC(M5_vmacbsu, "0111","xxxxx","0","0","1","1","01")
862
863
864
865
866
867 DEF_FIELDROW_DESC32(ICLASS_M" 1000 -------- PP------ --------","[#8] Rdd=(Rss,Rtt)")
868 MPY_ENC(M2_vrcmpyi_s0, "1000","ddddd","0","0","0","0","00")
869 MPY_ENC(M2_vdmpys_s0, "1000","ddddd","1","0","0","0","00")
870 MPY_ENC(M2_vdmpys_s1, "1000","ddddd","1","0","0","1","00")
871 MPY_ENC(M2_vrcmpyi_s0c, "1000","ddddd","0","0","1","0","00")
872 MPY_ENC(M2_vabsdiffw, "1000","ddddd","0","1","0","0","00")
873 MPY_ENC(M6_vabsdiffub, "1000","ddddd","0","1","0","1","00")
874 MPY_ENC(M2_vabsdiffh, "1000","ddddd","0","1","1","0","00")
875 MPY_ENC(M6_vabsdiffb, "1000","ddddd","0","1","1","1","00")
876 MPY_ENC(M2_vrcmpys_s1_h, "1000","ddddd","1","1","0","1","00")
877 MPY_ENC(M2_vrcmpys_s1_l, "1000","ddddd","1","1","1","1","00")
878 MPY_ENC(M2_vrcmpyr_s0c, "1000","ddddd","0","1","1","0","01")
879 MPY_ENC(M2_vrcmpyr_s0, "1000","ddddd","0","0","0","0","01")
880 MPY_ENC(A2_vraddub, "1000","ddddd","0","0","1","0","01")
881 MPY_ENC(M2_mmpyl_s0, "1000","ddddd","1","0","0","0","01")
882 MPY_ENC(M2_mmpyl_s1, "1000","ddddd","1","0","0","1","01")
883 MPY_ENC(M2_mmpyl_rs0, "1000","ddddd","1","1","0","0","01")
884 MPY_ENC(M2_mmpyl_rs1, "1000","ddddd","1","1","0","1","01")
885 MPY_ENC(M2_mmpyul_s0, "1000","ddddd","1","0","1","0","01")
886 MPY_ENC(M2_mmpyul_s1, "1000","ddddd","1","0","1","1","01")
887 MPY_ENC(M2_mmpyul_rs0, "1000","ddddd","1","1","1","0","01")
888 MPY_ENC(M2_mmpyul_rs1, "1000","ddddd","1","1","1","1","01")
889 MPY_ENC(M2_vrmpy_s0, "1000","ddddd","0","0","0","0","10")
890 MPY_ENC(A2_vrsadub, "1000","ddddd","0","0","1","0","10")
891 MPY_ENC(M2_vmpy2es_s0, "1000","ddddd","1","0","0","0","10")
892 MPY_ENC(M2_vmpy2es_s1, "1000","ddddd","1","0","0","1","10")
893 MPY_ENC(M2_vcmpy_s0_sat_i, "1000","ddddd","1","0","1","0","10")
894 MPY_ENC(M2_vcmpy_s0_sat_r, "1000","ddddd","1","1","0","0","10")
895 MPY_ENC(M2_vcmpy_s1_sat_i, "1000","ddddd","1","0","1","1","10")
896 MPY_ENC(M2_vcmpy_s1_sat_r, "1000","ddddd","1","1","0","1","10")
897
898 MPY_ENC(M2_mmpyh_s0, "1000","ddddd","1","0","0","0","11")
899 MPY_ENC(M2_mmpyh_s1, "1000","ddddd","1","0","0","1","11")
900 MPY_ENC(M2_mmpyh_rs0, "1000","ddddd","1","1","0","0","11")
901 MPY_ENC(M2_mmpyh_rs1, "1000","ddddd","1","1","0","1","11")
902 MPY_ENC(M2_mmpyuh_s0, "1000","ddddd","1","0","1","0","11")
903 MPY_ENC(M2_mmpyuh_s1, "1000","ddddd","1","0","1","1","11")
904 MPY_ENC(M2_mmpyuh_rs0, "1000","ddddd","1","1","1","0","11")
905 MPY_ENC(M2_mmpyuh_rs1, "1000","ddddd","1","1","1","1","11")
906
907 MPY_ENC(M4_vrmpyeh_s0, "1000","ddddd","1","0","1","0","00")
908 MPY_ENC(M4_vrmpyeh_s1, "1000","ddddd","1","0","1","1","00")
909 MPY_ENC(M4_vrmpyoh_s0, "1000","ddddd","0","1","0","0","10")
910 MPY_ENC(M4_vrmpyoh_s1, "1000","ddddd","0","1","0","1","10")
911 MPY_ENC(M5_vrmpybuu, "1000","ddddd","0","0","0","1","01")
912 MPY_ENC(M5_vrmpybsu, "1000","ddddd","0","0","1","1","01")
913 MPY_ENC(M5_vdmpybsu, "1000","ddddd","0","1","0","1","01")
914
915 MPY_ENC(F2_dfadd, "1000","ddddd","0","0","0","0","11")
916 MPY_ENC(F2_dfsub, "1000","ddddd","0","0","0","1","11")
917 MPY_ENC(F2_dfmpyfix, "1000","ddddd","0","0","1","0","11")
918 MPY_ENC(F2_dfmin, "1000","ddddd","0","0","1","1","11")
919 MPY_ENC(F2_dfmax, "1000","ddddd","0","1","0","0","11")
920 MPY_ENC(F2_dfmpyll, "1000","ddddd","0","1","0","1","11")
921 #ifdef ADD_DP_OPS
922 MPY_ENC(F2_dfdivcheat, "1000","ddddd","0","0","0","1","00")
923
924 MPY_ENC(F2_dffixupn, "1000","ddddd","0","1","0","1","11")
925 MPY_ENC(F2_dffixupd, "1000","ddddd","0","1","1","0","11")
926 MPY_ENC(F2_dfrecipa, "1000","ddddd","0","1","1","1","ee")
927 #endif
928
929 MPY_ENC(M7_dcmpyrw, "1000","ddddd","0","0","0","1","10")
930 MPY_ENC(M7_dcmpyrwc, "1000","ddddd","0","0","1","1","10")
931 MPY_ENC(M7_dcmpyiw, "1000","ddddd","0","1","1","0","10")
932 MPY_ENC(M7_dcmpyiwc, "1000","ddddd","0","1","1","1","10")
933
934
935
936 DEF_FIELDROW_DESC32(ICLASS_M" 1001 -------- PP------ --------","[#9] Rd=(Rss,Rtt)")
937 MPY_ENC(M2_vdmpyrs_s0, "1001","ddddd","0","0","0","0","00")
938 MPY_ENC(M2_vdmpyrs_s1, "1001","ddddd","0","0","0","1","00")
939
940 MPY_ENC(M7_wcmpyrw, "1001","ddddd","0","0","1","0","00")
941 MPY_ENC(M7_wcmpyrw_rnd, "1001","ddddd","0","0","1","1","00")
942 MPY_ENC(M7_wcmpyiw, "1001","ddddd","0","1","0","0","00")
943 MPY_ENC(M7_wcmpyiw_rnd, "1001","ddddd","0","1","0","1","00")
944
945 MPY_ENC(M7_wcmpyrwc, "1001","ddddd","0","1","1","0","00")
946 MPY_ENC(M7_wcmpyrwc_rnd, "1001","ddddd","0","1","1","1","00")
947 MPY_ENC(M7_wcmpyiwc, "1001","ddddd","1","0","0","0","00")
948 MPY_ENC(M7_wcmpyiwc_rnd, "1001","ddddd","1","0","0","1","00")
949
950
951
952 MPY_ENC(M2_vradduh, "1001","ddddd","-","-","-","0","01")
953 MPY_ENC(M2_vrcmpys_s1rp_h, "1001","ddddd","1","1","-","1","10")
954 MPY_ENC(M2_vrcmpys_s1rp_l, "1001","ddddd","1","1","-","1","11")
955 MPY_ENC(M2_vraddh, "1001","ddddd","1","1","-","0","11")
956
957
958 DEF_FIELDROW_DESC32(ICLASS_M" 1010 -------- PP------ --------","[#10] Rxx=(Rss,Rtt)")
959 MPY_ENC(M2_vrcmaci_s0, "1010","xxxxx","0","0","0","0","00")
960 MPY_ENC(M2_vdmacs_s0, "1010","xxxxx","1","0","0","0","00")
961 MPY_ENC(M2_vdmacs_s1, "1010","xxxxx","1","0","0","1","00")
962 MPY_ENC(M2_vrcmaci_s0c, "1010","xxxxx","0","0","1","0","00")
963 MPY_ENC(M2_vcmac_s0_sat_i, "1010","xxxxx","1","0","1","0","00")
964 MPY_ENC(M2_vcmac_s0_sat_r, "1010","xxxxx","1","1","0","0","00")
965 MPY_ENC(M2_vrcmpys_acc_s1_h, "1010","xxxxx","1","1","0","1","00")
966 MPY_ENC(M2_vrcmpys_acc_s1_l, "1010","xxxxx","1","1","1","1","00")
967 MPY_ENC(M2_vrcmacr_s0, "1010","xxxxx","0","0","0","0","01")
968 MPY_ENC(A2_vraddub_acc, "1010","xxxxx","0","0","1","0","01")
969 MPY_ENC(M2_mmacls_s0, "1010","xxxxx","1","0","0","0","01")
970 MPY_ENC(M2_mmacls_s1, "1010","xxxxx","1","0","0","1","01")
971 MPY_ENC(M2_mmacls_rs0, "1010","xxxxx","1","1","0","0","01")
972 MPY_ENC(M2_mmacls_rs1, "1010","xxxxx","1","1","0","1","01")
973 MPY_ENC(M2_mmaculs_s0, "1010","xxxxx","1","0","1","0","01")
974 MPY_ENC(M2_mmaculs_s1, "1010","xxxxx","1","0","1","1","01")
975 MPY_ENC(M2_mmaculs_rs0, "1010","xxxxx","1","1","1","0","01")
976 MPY_ENC(M2_mmaculs_rs1, "1010","xxxxx","1","1","1","1","01")
977 MPY_ENC(M2_vrcmacr_s0c, "1010","xxxxx","0","1","1","0","01")
978 MPY_ENC(M2_vrmac_s0, "1010","xxxxx","0","0","0","0","10")
979 MPY_ENC(A2_vrsadub_acc, "1010","xxxxx","0","0","1","0","10")
980 MPY_ENC(M2_vmac2es_s0, "1010","xxxxx","1","0","0","0","10")
981 MPY_ENC(M2_vmac2es_s1, "1010","xxxxx","1","0","0","1","10")
982 MPY_ENC(M2_vmac2es, "1010","xxxxx","0","1","0","0","10")
983 MPY_ENC(M2_mmachs_s0, "1010","xxxxx","1","0","0","0","11")
984 MPY_ENC(M2_mmachs_s1, "1010","xxxxx","1","0","0","1","11")
985 MPY_ENC(M2_mmachs_rs0, "1010","xxxxx","1","1","0","0","11")
986 MPY_ENC(M2_mmachs_rs1, "1010","xxxxx","1","1","0","1","11")
987 MPY_ENC(M2_mmacuhs_s0, "1010","xxxxx","1","0","1","0","11")
988 MPY_ENC(M2_mmacuhs_s1, "1010","xxxxx","1","0","1","1","11")
989 MPY_ENC(M2_mmacuhs_rs0, "1010","xxxxx","1","1","1","0","11")
990 MPY_ENC(M2_mmacuhs_rs1, "1010","xxxxx","1","1","1","1","11")
991 MPY_ENC(M4_vrmpyeh_acc_s0, "1010","xxxxx","1","1","0","0","10")
992 MPY_ENC(M4_vrmpyeh_acc_s1, "1010","xxxxx","1","1","0","1","10")
993 MPY_ENC(M4_vrmpyoh_acc_s0, "1010","xxxxx","1","1","1","0","10")
994 MPY_ENC(M4_vrmpyoh_acc_s1, "1010","xxxxx","1","1","1","1","10")
995 MPY_ENC(M5_vrmacbuu, "1010","xxxxx","0","0","0","1","01")
996 MPY_ENC(M5_vrmacbsu, "1010","xxxxx","0","0","1","1","01")
997 MPY_ENC(M5_vdmacbsu, "1010","xxxxx","0","1","0","0","01")
998
999 MPY_ENC(F2_dfmpylh, "1010","xxxxx","0","0","0","0","11")
1000 MPY_ENC(F2_dfmpyhh, "1010","xxxxx","0","0","0","1","11")
1001 #ifdef ADD_DP_OPS
1002 MPY_ENC(F2_dfmpyhh, "1010","xxxxx","0","0","1","0","11")
1003 MPY_ENC(F2_dffma, "1010","xxxxx","0","0","0","0","11")
1004 MPY_ENC(F2_dffms, "1010","xxxxx","0","0","0","1","11")
1005
1006 MPY_ENC(F2_dffma_lib, "1010","xxxxx","0","0","1","0","11")
1007 MPY_ENC(F2_dffms_lib, "1010","xxxxx","0","0","1","1","11")
1008 MPY_ENC(F2_dffma_sc, "1010","xxxxx","0","1","1","1","uu")
1009 #endif
1010
1011
1012 MPY_ENC(M7_dcmpyrw_acc, "1010","xxxxx","0","0","0","1","10")
1013 MPY_ENC(M7_dcmpyrwc_acc, "1010","xxxxx","0","0","1","1","10")
1014 MPY_ENC(M7_dcmpyiw_acc, "1010","xxxxx","0","1","1","0","10")
1015 MPY_ENC(M7_dcmpyiwc_acc, "1010","xxxxx","1","0","1","0","10")
1016
1017
1018
1019
1020 /*
1021 */
1022
1023 DEF_FIELDROW_DESC32(ICLASS_M" 1011 -------- PP------ --------","[#11] Reserved")
1024 MPY_ENC(F2_sfadd, "1011","ddddd","0","0","0","0","00")
1025 MPY_ENC(F2_sfsub, "1011","ddddd","0","0","0","0","01")
1026 MPY_ENC(F2_sfmax, "1011","ddddd","0","0","0","1","00")
1027 MPY_ENC(F2_sfmin, "1011","ddddd","0","0","0","1","01")
1028 MPY_ENC(F2_sfmpy, "1011","ddddd","0","0","1","0","00")
1029 MPY_ENC(F2_sffixupn, "1011","ddddd","0","0","1","1","00")
1030 MPY_ENC(F2_sffixupd, "1011","ddddd","0","0","1","1","01")
1031 MPY_ENC(F2_sfrecipa, "1011","ddddd","1","1","1","1","ee")
1032
1033 DEF_FIELDROW_DESC32(ICLASS_M" 1100 -------- PP------ --------","[#12] Rd=(Rs,Rt)")
1034 DEF_FIELD32(ICLASS_M" 1100 -------- PP------ --!-----",Mc_tH,"Rt is High") /*Rt high */
1035 DEF_FIELD32(ICLASS_M" 1100 -------- PP------ -!------",Mc_sH,"Rs is High") /* Rs high */
1036 SP_MPY(M2_mpy, "1100","ddddd","0","0","0")
1037 SP_MPY(M2_mpy_sat, "1100","ddddd","1","0","0")
1038 SP_MPY(M2_mpy_rnd, "1100","ddddd","0","1","0")
1039 SP_MPY(M2_mpy_sat_rnd, "1100","ddddd","1","1","0")
1040 SP_MPY(M2_mpyu, "1100","ddddd","0","0","1")
1041
1042 DEF_FIELDROW_DESC32(ICLASS_M" 1101 -------- PP------ --------","[#13] Rd=(Rs,Rt)")
1043 /* EJP: same as mpyi MPY_ENC(M2_mpyui, "1101","ddddd","0","0","1","0","00") */
1044 MPY_ENC(M2_mpyi, "1101","ddddd","0","0","0","0","00")
1045 MPY_ENC(M2_mpy_up, "1101","ddddd","0","0","0","0","01")
1046 MPY_ENC(M2_mpyu_up, "1101","ddddd","0","0","1","0","01")
1047 MPY_ENC(M2_dpmpyss_rnd_s0, "1101","ddddd","0","1","0","0","01")
1048 MPY_ENC(M2_cmpyrs_s0, "1101","ddddd","1","1","0","0","10")
1049 MPY_ENC(M2_cmpyrs_s1, "1101","ddddd","1","1","0","1","10")
1050 MPY_ENC(M2_cmpyrsc_s0, "1101","ddddd","1","1","1","0","10")
1051 MPY_ENC(M2_cmpyrsc_s1, "1101","ddddd","1","1","1","1","10")
1052 MPY_ENC(M2_vmpy2s_s0pack, "1101","ddddd","1","1","0","0","11")
1053 MPY_ENC(M2_vmpy2s_s1pack, "1101","ddddd","1","1","0","1","11")
1054 MPY_ENC(M2_hmmpyh_rs1, "1101","ddddd","1","1","0","1","00")
1055 MPY_ENC(M2_hmmpyl_rs1, "1101","ddddd","1","1","1","1","00")
1056
1057 MPY_ENC(M2_hmmpyh_s1, "1101","ddddd","0","1","0","1","00")
1058 MPY_ENC(M2_hmmpyl_s1, "1101","ddddd","0","1","0","1","01")
1059 MPY_ENC(M2_mpy_up_s1, "1101","ddddd","0","1","0","1","10")
1060 MPY_ENC(M2_mpy_up_s1_sat, "1101","ddddd","0","1","1","1","00")
1061 MPY_ENC(M2_mpysu_up, "1101","ddddd","0","1","1","0","01")
1062
1063
1064 DEF_FIELDROW_DESC32(ICLASS_M" 1110 -------- PP------ --------","[#14] Rx=(Rs,Rt)")
1065 DEF_FIELD32(ICLASS_M" 1110 -------- PP------ --!-----",Md_tH,"Rt is High") /*Rt high */
1066 DEF_FIELD32(ICLASS_M" 1110 -------- PP------ -!------",Md_sH,"Rs is High") /* Rs high */
1067 SP_MPY(M2_mpyu_acc, "1110","xxxxx","0","0","1")
1068 SP_MPY(M2_mpy_acc, "1110","xxxxx","0","0","0")
1069 SP_MPY(M2_mpy_acc_sat, "1110","xxxxx","1","0","0")
1070 SP_MPY(M2_mpyu_nac, "1110","xxxxx","0","1","1")
1071 SP_MPY(M2_mpy_nac, "1110","xxxxx","0","1","0")
1072 SP_MPY(M2_mpy_nac_sat, "1110","xxxxx","1","1","0")
1073
1074
1075 DEF_FIELDROW_DESC32(ICLASS_M" 1111 -------- PP------ --------","[#15] Rx=(Rs,Rt)")
1076 MPY_ENC(M2_maci, "1111","xxxxx","0","0","0","0","00")
1077 MPY_ENC(M2_mnaci, "1111","xxxxx","0","0","0","1","00")
1078 MPY_ENC(M2_acci, "1111","xxxxx","0","0","0","0","01")
1079 MPY_ENC(M2_nacci, "1111","xxxxx","0","0","0","1","01")
1080 MPY_ENC(M2_xor_xacc, "1111","xxxxx","0","0","0","1","11")
1081 MPY_ENC(M2_subacc, "1111","xxxxx","0","0","0","0","11")
1082
1083 MPY_ENC(M4_mac_up_s1_sat, "1111","xxxxx","0","1","1","0","00")
1084 MPY_ENC(M4_nac_up_s1_sat, "1111","xxxxx","0","1","1","0","01")
1085
1086 MPY_ENC(M4_and_and, "1111","xxxxx","0","0","1","0","00")
1087 MPY_ENC(M4_and_or, "1111","xxxxx","0","0","1","0","01")
1088 MPY_ENC(M4_and_xor, "1111","xxxxx","0","0","1","0","10")
1089 MPY_ENC(M4_or_and, "1111","xxxxx","0","0","1","0","11")
1090 MPY_ENC(M4_or_or, "1111","xxxxx","0","0","1","1","00")
1091 MPY_ENC(M4_or_xor, "1111","xxxxx","0","0","1","1","01")
1092 MPY_ENC(M4_xor_and, "1111","xxxxx","0","0","1","1","10")
1093 MPY_ENC(M4_xor_or, "1111","xxxxx","0","0","1","1","11")
1094
1095 MPY_ENC(M4_or_andn, "1111","xxxxx","0","1","0","0","00")
1096 MPY_ENC(M4_and_andn, "1111","xxxxx","0","1","0","0","01")
1097 MPY_ENC(M4_xor_andn, "1111","xxxxx","0","1","0","0","10")
1098
1099 MPY_ENC(F2_sffma, "1111","xxxxx","1","0","0","0","00")
1100 MPY_ENC(F2_sffms, "1111","xxxxx","1","0","0","0","01")
1101
1102 MPY_ENC(F2_sffma_lib, "1111","xxxxx","1","0","0","0","10")
1103 MPY_ENC(F2_sffms_lib, "1111","xxxxx","1","0","0","0","11")
1104
1105 MPY_ENC(F2_sffma_sc, "1111","xxxxx","1","1","1","0","uu")
1106
1107
1108 /*******************************/
1109 /* */
1110 /* */
1111 /* ALU32_2op */
1112 /* */
1113 /* */
1114 /*******************************/
1115 DEF_CLASS32(ICLASS_ADDI" ---- -------- PP------ --------",ALU32_ADDI)
1116
1117 DEF_CLASS32(ICLASS_ALU2op" ---- -------- PP------ --------",ALU32_2op)
1118 DEF_FIELD32(ICLASS_ALU2op" !--- -------- PP------ --------",A2_Rs,"No Rs read")
1119 DEF_FIELD32(ICLASS_ALU2op" -!!! -------- PP------ --------",A2_MajOp,"Major Opcode")
1120 DEF_FIELD32(ICLASS_ALU2op" ---- !!!----- PP------ --------",A2_MinOp,"Minor Opcode")
1121
1122 DEF_FIELD32(ICLASS_ALU3op" -!!! -------- PP------ --------",A3_MajOp,"Major Opcode")
1123 DEF_FIELD32(ICLASS_ALU3op" ---- !!!----- PP------ --------",A3_MinOp,"Minor Opcode")
1124 DEF_CLASS32(ICLASS_ALU3op" ---- -------- PP------ --------",ALU32_3op)
1125 DEF_FIELD32(ICLASS_ALU3op" !--- -------- PP------ --------",A3_P,"Predicated")
1126 DEF_FIELD32(ICLASS_ALU3op" ---- -------- PP!----- --------",A3_DN,"Dot-new")
1127 DEF_FIELD32(ICLASS_ALU3op" ---- -------- PP------ !-------",A3_PS,"Predicate sense")
1128
1129
1130 /*************************/
1131 /* Our good friend addi */
1132 /*************************/
1133 DEF_ENC32(A2_addi, ICLASS_ADDI" iiii iiisssss PPiiiiii iiiddddd")
1134
1135
1136 /*******************************/
1137 /* Standard ALU32 insns */
1138 /*******************************/
1139
1140 #define ALU32_IRR_ENC(TAG,MAJ4,MIN3,SMOD1,VMIN3,DSTCHARS)\
1141 DEF_ENC32(TAG, ICLASS_ALU2op" "MAJ4" "MIN3"sssss PP"SMOD1"iiiii "VMIN3 DSTCHARS)
1142
1143 #define ALU32_RR_ENC(TAG,MAJ4,MIN3,SMOD1,VMIN3,DSTCHARS)\
1144 DEF_ENC32(TAG, ICLASS_ALU2op" "MAJ4" "MIN3"sssss PP"SMOD1"----- "VMIN3 DSTCHARS)
1145
1146 #define CONDA32_RR_ENC(TAG,MAJ4,MIN3,SMOD1,VMIN3,DSTCHARS)\
1147 DEF_ENC32(TAG##t, ICLASS_ALU2op" "MAJ4" "MIN3"sssss PP"SMOD1"-00uu "VMIN3 DSTCHARS)\
1148 DEF_ENC32(TAG##f, ICLASS_ALU2op" "MAJ4" "MIN3"sssss PP"SMOD1"-10uu "VMIN3 DSTCHARS)\
1149 DEF_ENC32(TAG##tnew,ICLASS_ALU2op" "MAJ4" "MIN3"sssss PP"SMOD1"-01uu "VMIN3 DSTCHARS)\
1150 DEF_ENC32(TAG##fnew,ICLASS_ALU2op" "MAJ4" "MIN3"sssss PP"SMOD1"-11uu "VMIN3 DSTCHARS)
1151
1152
1153 DEF_FIELDROW_DESC32( ICLASS_ALU2op" 0000 -------- PP------ --------","[#0] (Pu) Rd=(Rs)")
1154 DEF_FIELD32( ICLASS_ALU2op" 0000 -------- PP!----- --------",A32a_C,"Conditional")
1155 DEF_FIELD32( ICLASS_ALU2op" 0000 -------- PP--!--- --------",A32a_S,"Predicate sense")
1156 DEF_FIELD32( ICLASS_ALU2op" 0000 -------- PP---!-- --------",A32a_dn,"Dot-new")
1157
1158 ALU32_RR_ENC(A2_aslh, "0000","000","0","---","ddddd")
1159 ALU32_RR_ENC(A2_asrh, "0000","001","0","---","ddddd")
1160 ALU32_RR_ENC(A2_tfr, "0000","011","0","---","ddddd")
1161 ALU32_RR_ENC(A2_sxtb, "0000","101","0","---","ddddd")
1162 ALU32_RR_ENC(A2_zxth, "0000","110","0","---","ddddd")
1163 ALU32_RR_ENC(A2_sxth, "0000","111","0","---","ddddd")
1164
1165 CONDA32_RR_ENC(A4_paslh, "0000","000","1","---","ddddd")
1166 CONDA32_RR_ENC(A4_pasrh, "0000","001","1","---","ddddd")
1167 CONDA32_RR_ENC(A4_pzxtb, "0000","100","1","---","ddddd")
1168 CONDA32_RR_ENC(A4_psxtb, "0000","101","1","---","ddddd")
1169 CONDA32_RR_ENC(A4_pzxth, "0000","110","1","---","ddddd")
1170 CONDA32_RR_ENC(A4_psxth, "0000","111","1","---","ddddd")
1171
1172
1173 DEF_FIELDROW_DESC32( ICLASS_ALU2op" 0001 -------- PP------ --------","[#1] Rx=(#u16)")
1174 DEF_ENC32(A2_tfril, ICLASS_ALU2op" 0001 ii1xxxxx PPiiiiii iiiiiiii")
1175
1176
1177 DEF_FIELDROW_DESC32( ICLASS_ALU2op" 0010 -------- PP------ --------","[#2] Rx=(#u16)")
1178 DEF_ENC32(A2_tfrih, ICLASS_ALU2op" 0010 ii1xxxxx PPiiiiii iiiiiiii")
1179
1180
1181 DEF_FIELDROW_DESC32( ICLASS_ALU2op" 0011 -------- PP------ --------","[#3] Rd=(Pu,Rs,#s8)")
1182 DEF_ENC32(C2_muxir, ICLASS_ALU2op" 0011 0uusssss PP0iiiii iiiddddd")
1183 DEF_ENC32(C2_muxri, ICLASS_ALU2op" 0011 1uusssss PP0iiiii iiiddddd")
1184
1185 DEF_ENC32(A4_combineri, ICLASS_ALU2op" 0011 -00sssss PP1iiiii iiiddddd") /* Rdd = (Rs,#s8) */
1186 DEF_ENC32(A4_combineir, ICLASS_ALU2op" 0011 -01sssss PP1iiiii iiiddddd") /* Rdd = (Rs,#s8) */
1187 DEF_ENC32(A4_rcmpeqi, ICLASS_ALU2op" 0011 -10sssss PP1iiiii iiiddddd") /* Rd = (Rs,#s8) */
1188 DEF_ENC32(A4_rcmpneqi, ICLASS_ALU2op" 0011 -11sssss PP1iiiii iiiddddd") /* Rd = (Rs,#s8) */
1189
1190
1191 DEF_FIELDROW_DESC32( ICLASS_ALU2op" 0100 -------- PP------ --------","[#4] (Pu) Rd=(Rs,#s8)")
1192 DEF_FIELD32( ICLASS_ALU2op" 0100 -------- PP!----- --------",A32a_DN,"Dot-new")
1193 DEF_FIELD32( ICLASS_ALU2op" 0100 !------- PP------ --------",A32a_PS,"Predicate sense")
1194 DEF_ENC32(A2_paddit, ICLASS_ALU2op" 0100 0uusssss PP0iiiii iiiddddd")
1195 DEF_ENC32(A2_padditnew, ICLASS_ALU2op" 0100 0uusssss PP1iiiii iiiddddd")
1196 DEF_ENC32(A2_paddif, ICLASS_ALU2op" 0100 1uusssss PP0iiiii iiiddddd")
1197 DEF_ENC32(A2_paddifnew, ICLASS_ALU2op" 0100 1uusssss PP1iiiii iiiddddd")
1198
1199
1200 DEF_FIELDROW_DESC32( ICLASS_ALU2op" 0101 -------- PP------ --------","[#5] Pd=(Rs,#s10)")
1201 DEF_ENC32(C2_cmpeqi, ICLASS_ALU2op" 0101 00isssss PPiiiiii iii000dd")
1202 DEF_ENC32(C2_cmpgti, ICLASS_ALU2op" 0101 01isssss PPiiiiii iii000dd")
1203 DEF_ENC32(C2_cmpgtui, ICLASS_ALU2op" 0101 100sssss PPiiiiii iii000dd")
1204
1205 DEF_ENC32(C4_cmpneqi, ICLASS_ALU2op" 0101 00isssss PPiiiiii iii100dd")
1206 DEF_ENC32(C4_cmpltei, ICLASS_ALU2op" 0101 01isssss PPiiiiii iii100dd")
1207 DEF_ENC32(C4_cmplteui, ICLASS_ALU2op" 0101 100sssss PPiiiiii iii100dd")
1208
1209
1210 DEF_FIELDROW_DESC32( ICLASS_ALU2op" 0110 -------- PP------ --------","[#6] Rd=(Rs,#s10)")
1211 ALU32_IRR_ENC(A2_andir, "0110","00i","i","iii","ddddd")
1212 ALU32_IRR_ENC(A2_subri, "0110","01i","i","iii","ddddd")
1213 ALU32_IRR_ENC(A2_orir, "0110","10i","i","iii","ddddd")
1214
1215
1216 DEF_FIELDROW_DESC32( ICLASS_ALU2op" 0111 -------- PP------ --------","[#7] Reserved")
1217
1218
1219 DEF_FIELDROW_DESC32( ICLASS_ALU2op" 1000 -------- PP------ --------","[#8] Rd=#s16")
1220 DEF_ENC32(A2_tfrsi, ICLASS_ALU2op" 1000 ii-iiiii PPiiiiii iiiddddd")
1221
1222
1223 DEF_FIELDROW_DESC32( ICLASS_ALU2op" 1001 -------- PP------ --------","[#9] Reserved")
1224
1225
1226 DEF_FIELDROW_DESC32( ICLASS_ALU2op" 101- -------- PP------ --------","[#10,#11] Rd=(Pu,#s8,#S8)")
1227 DEF_ENC32(C2_muxii, ICLASS_ALU2op" 101u uIIIIIII PPIiiiii iiiddddd")
1228
1229
1230 DEF_FIELDROW_DESC32( ICLASS_ALU2op" 1100 -------- PP------ --------","[#12] Rdd=(#s8,#S8)")
1231 DEF_ENC32(A2_combineii, ICLASS_ALU2op" 1100 0IIIIIII PPIiiiii iiiddddd")
1232 DEF_ENC32(A4_combineii, ICLASS_ALU2op" 1100 1--IIIII PPIiiiii iiiddddd")
1233
1234
1235 DEF_FIELDROW_DESC32( ICLASS_ALU2op" 1101 -------- PP------ --------","[#13] Reserved")
1236
1237
1238 DEF_FIELDROW_DESC32( ICLASS_ALU2op" 1110 -------- PP------ --------","[#14] (Pu) Rd=#s12")
1239 DEF_FIELD32( ICLASS_ALU2op" 1110 ---0---- PP!----- --------",A32c_DN,"Dot-new")
1240 DEF_FIELD32( ICLASS_ALU2op" 1110 !--0---- PP------ --------",A32c_PS,"Predicate sense")
1241 DEF_ENC32(C2_cmovenewit,ICLASS_ALU2op" 1110 0uu0iiii PP1iiiii iiiddddd")
1242 DEF_ENC32(C2_cmovenewif,ICLASS_ALU2op" 1110 1uu0iiii PP1iiiii iiiddddd")
1243 DEF_ENC32(C2_cmoveit, ICLASS_ALU2op" 1110 0uu0iiii PP0iiiii iiiddddd")
1244 DEF_ENC32(C2_cmoveif, ICLASS_ALU2op" 1110 1uu0iiii PP0iiiii iiiddddd")
1245
1246
1247 DEF_FIELDROW_DESC32( ICLASS_ALU2op" 1111 -------- PP------ --------","[#15] nop")
1248 DEF_ENC32(A2_nop, ICLASS_ALU2op" 1111 -------- PP------ --------")
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261 /*******************************/
1262 /* */
1263 /* */
1264 /* ALU32_3op */
1265 /* */
1266 /* */
1267 /*******************************/
1268
1269
1270 #define V2A32_RRR_ENC(TAG,MAJ4,MIN3,SMOD1,VMIN3,DSTCHARS)\
1271 DEF_ENC32(TAG, ICLASS_ALU3op" "MAJ4" "MIN3"sssss PP"SMOD1"ttttt "VMIN3 DSTCHARS)
1272
1273 #define V2A32_RR_ENC(TAG,MAJ4,MIN3,SMOD1,VMIN3,DSTCHARS)\
1274 DEF_ENC32(TAG, ICLASS_ALU3op" "MAJ4" "MIN3"sssss PP"SMOD1"----- "VMIN3 DSTCHARS)
1275
1276
1277 DEF_FIELDROW_DESC32(ICLASS_ALU3op" 0000 -------- PP------ --------","[#0] Reserved")
1278
1279
1280 DEF_FIELDROW_DESC32(ICLASS_ALU3op" 0001 -------- PP------ --------","[#1] Rd=(Rs,Rt)")
1281 V2A32_RRR_ENC(A2_and, "0001","000","-","---","ddddd")
1282 V2A32_RRR_ENC(A2_or, "0001","001","-","---","ddddd")
1283 V2A32_RRR_ENC(A2_xor, "0001","011","-","---","ddddd")
1284 V2A32_RRR_ENC(A4_andn, "0001","100","-","---","ddddd")
1285 V2A32_RRR_ENC(A4_orn, "0001","101","-","---","ddddd")
1286
1287 DEF_FIELDROW_DESC32(ICLASS_ALU3op" 0010 -------- PP------ --------","[#2] Pd=(Rs,Rt)")
1288 V2A32_RRR_ENC(C2_cmpeq, "0010","-00","-","---","000dd")
1289 V2A32_RRR_ENC(C2_cmpgt, "0010","-10","-","---","000dd")
1290 V2A32_RRR_ENC(C2_cmpgtu, "0010","-11","-","---","000dd")
1291
1292 V2A32_RRR_ENC(C4_cmpneq, "0010","-00","-","---","100dd")
1293 V2A32_RRR_ENC(C4_cmplte, "0010","-10","-","---","100dd")
1294 V2A32_RRR_ENC(C4_cmplteu, "0010","-11","-","---","100dd")
1295
1296
1297 DEF_FIELDROW_DESC32(ICLASS_ALU3op" 0011 -------- PP------ --------","[#3] Rd=(Rs,Rt)")
1298 V2A32_RRR_ENC(A2_add, "0011","000","-","---","ddddd")
1299 V2A32_RRR_ENC(A2_sub, "0011","001","-","---","ddddd")
1300 V2A32_RRR_ENC(A2_combine_hh, "0011","100","-","---","ddddd")
1301 V2A32_RRR_ENC(A2_combine_hl, "0011","101","-","---","ddddd")
1302 V2A32_RRR_ENC(A2_combine_lh, "0011","110","-","---","ddddd")
1303 V2A32_RRR_ENC(A2_combine_ll, "0011","111","-","---","ddddd")
1304 V2A32_RRR_ENC(A4_rcmpeq, "0011","010","-","---","ddddd")
1305 V2A32_RRR_ENC(A4_rcmpneq, "0011","011","-","---","ddddd")
1306
1307
1308 DEF_FIELDROW_DESC32(ICLASS_ALU3op" 0100 -------- PP------ --------","[#4] Rd=(Pu,Rs,Rt)")
1309 V2A32_RRR_ENC(C2_mux, "0100","---","-","-uu","ddddd")
1310
1311
1312 DEF_FIELDROW_DESC32(ICLASS_ALU3op" 0101 -------- PP------ --------","[#5] Rdd=(Rs,Rt)")
1313 V2A32_RRR_ENC(A2_combinew, "0101","0--","-","---","ddddd")
1314 V2A32_RRR_ENC(S2_packhl, "0101","1--","-","---","ddddd")
1315
1316
1317 DEF_FIELDROW_DESC32(ICLASS_ALU3op" 0110 -------- PP------ --------","[#6] Rd=(Rs,Rt)")
1318 V2A32_RRR_ENC(A2_svaddh, "0110","000","-","---","ddddd")
1319 V2A32_RRR_ENC(A2_svaddhs, "0110","001","-","---","ddddd")
1320 V2A32_RRR_ENC(A2_svadduhs, "0110","011","-","---","ddddd")
1321 V2A32_RRR_ENC(A2_svsubh, "0110","100","-","---","ddddd")
1322 V2A32_RRR_ENC(A2_svsubhs, "0110","101","-","---","ddddd")
1323 V2A32_RRR_ENC(A2_svsubuhs, "0110","111","-","---","ddddd")
1324 V2A32_RRR_ENC(A2_addsat, "0110","010","-","---","ddddd")
1325 V2A32_RRR_ENC(A2_subsat, "0110","110","-","---","ddddd")
1326
1327
1328 DEF_FIELDROW_DESC32(ICLASS_ALU3op" 0111 -------- PP------ --------","[#7] Rd=(Rs,Rt)")
1329 V2A32_RRR_ENC(A2_svavgh, "0111","-00","-","---","ddddd")
1330 V2A32_RRR_ENC(A2_svavghs, "0111","-01","-","---","ddddd")
1331 V2A32_RRR_ENC(A2_svnavgh, "0111","-11","-","---","ddddd")
1332
1333
1334 DEF_FIELDROW_DESC32(ICLASS_ALU3op" 1000 -------- PP------ --------","[#8] Reserved")
1335
1336
1337 DEF_FIELDROW_DESC32(ICLASS_ALU3op" 1001 -------- PP------ --------","[#9] (Pu) Rd=(Rs,Rt)")
1338 V2A32_RRR_ENC(A2_pandt, "1001","-00","0","0uu","ddddd")
1339 V2A32_RRR_ENC(A2_pandtnew, "1001","-00","1","0uu","ddddd")
1340 V2A32_RRR_ENC(A2_pandf, "1001","-00","0","1uu","ddddd")
1341 V2A32_RRR_ENC(A2_pandfnew, "1001","-00","1","1uu","ddddd")
1342 V2A32_RRR_ENC(A2_port, "1001","-01","0","0uu","ddddd")
1343 V2A32_RRR_ENC(A2_portnew, "1001","-01","1","0uu","ddddd")
1344 V2A32_RRR_ENC(A2_porf, "1001","-01","0","1uu","ddddd")
1345 V2A32_RRR_ENC(A2_porfnew, "1001","-01","1","1uu","ddddd")
1346 V2A32_RRR_ENC(A2_pxort, "1001","-11","0","0uu","ddddd")
1347 V2A32_RRR_ENC(A2_pxortnew, "1001","-11","1","0uu","ddddd")
1348 V2A32_RRR_ENC(A2_pxorf, "1001","-11","0","1uu","ddddd")
1349 V2A32_RRR_ENC(A2_pxorfnew, "1001","-11","1","1uu","ddddd")
1350
1351
1352 DEF_FIELDROW_DESC32(ICLASS_ALU3op" 1010 -------- PP------ --------","[#10] Reserved")
1353
1354
1355
1356 DEF_FIELDROW_DESC32(ICLASS_ALU3op" 1011 -------- PP------ --------","[#11] (Pu) Rd=(Rs,Rt)")
1357 V2A32_RRR_ENC(A2_paddt, "1011","0-0","0","0uu","ddddd")
1358 V2A32_RRR_ENC(A2_paddtnew, "1011","0-0","1","0uu","ddddd")
1359 V2A32_RRR_ENC(A2_paddf, "1011","0-0","0","1uu","ddddd")
1360 V2A32_RRR_ENC(A2_paddfnew, "1011","0-0","1","1uu","ddddd")
1361 V2A32_RRR_ENC(A2_psubt, "1011","0-1","0","0uu","ddddd")
1362 V2A32_RRR_ENC(A2_psubtnew, "1011","0-1","1","0uu","ddddd")
1363 V2A32_RRR_ENC(A2_psubf, "1011","0-1","0","1uu","ddddd")
1364 V2A32_RRR_ENC(A2_psubfnew, "1011","0-1","1","1uu","ddddd")
1365
1366
1367 DEF_FIELDROW_DESC32(ICLASS_ALU3op" 1100 -------- PP------ --------","[#12] Reserved")
1368
1369
1370 DEF_FIELDROW_DESC32(ICLASS_ALU3op" 1101 -------- PP------ --------","[#13] (Pu) Rdd=(Rs,Rt)")
1371 V2A32_RRR_ENC(C2_ccombinewnewt, "1101","000","1","0uu","ddddd")
1372 V2A32_RRR_ENC(C2_ccombinewnewf, "1101","000","1","1uu","ddddd")
1373 V2A32_RRR_ENC(C2_ccombinewt, "1101","000","0","0uu","ddddd")
1374 V2A32_RRR_ENC(C2_ccombinewf, "1101","000","0","1uu","ddddd")
1375
1376
1377
1378
1379
1380
1381 DEF_FIELDROW_DESC32(ICLASS_ALU3op" 1110 -------- PP------ --------","[#14] Reserved")
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391 /*******************************/
1392 /* */
1393 /* */
1394 /* S */
1395 /* */
1396 /* */
1397 /*******************************/
1398
1399 DEF_CLASS32(ICLASS_S2op" ---- -------- PP------ --------",S_2op)
1400 DEF_FIELD32(ICLASS_S2op" !!!! -------- PP------ --------",STYPEB_RegType,"Register Type")
1401 DEF_FIELD32(ICLASS_S2op" ---- !!------ PP------ --------",S2_MajOp,"Major Opcode")
1402 DEF_FIELD32(ICLASS_S2op" ---- -------- PP------ !!!-----",S2_MinOp,"Minor Opcode")
1403
1404 DEF_CLASS32(ICLASS_S3op" ---- -------- PP------ --------",S_3op)
1405 DEF_FIELD32(ICLASS_S3op" !!!! -------- PP------ --------",STYPEA_RegType,"Register Type")
1406 DEF_FIELD32(ICLASS_S3op" ---- !!------ PP------ --------",S3_Maj,"Major Opcode")
1407 DEF_FIELD32(ICLASS_S3op" ---- -------- PP------ !!------",S3_Min,"Minor Opcode")
1408
1409
1410 #define SH_RRR_ENC(TAG,MAJ4,MIN3,SMOD1,VMIN3,DSTCHARS) \
1411 DEF_ENC32(TAG,ICLASS_S3op" "MAJ4" "MIN3"sssss PP"SMOD1"ttttt "VMIN3 DSTCHARS)
1412
1413 #define SH_RRRiENC(TAG,MAJ4,MIN3,SMOD1,VMIN3,DSTCHARS) \
1414 DEF_ENC32(TAG,ICLASS_S3op" "MAJ4" "MIN3"iiiii PP"SMOD1"ttttt "VMIN3 DSTCHARS)
1415
1416 #define SH_RRR_ENCX(TAG,MAJ4,MIN3,SMOD1,VMIN3,DSTCHARS) \
1417 DEF_ENC32(TAG,ICLASS_S3op" "MAJ4" "MIN3"sssss PP"SMOD1"xxxxx "VMIN3 DSTCHARS)
1418
1419 #define SH3_RR_ENC(TAG,MAJ4,MIN3,SMOD1,VMIN3,DSTCHARS) \
1420 DEF_ENC32(TAG,ICLASS_S3op" "MAJ4" "MIN3"sssss PP"SMOD1"----- "VMIN3 DSTCHARS)
1421
1422 #define SH_PPP_ENC(TAG,MAJ4,MIN3,SMOD1,VMIN3,DSTCHARS) \
1423 DEF_ENC32(TAG,ICLASS_S3op" "MAJ4" "MIN3"---ss PP"SMOD1"---tt "VMIN3 DSTCHARS)
1424
1425 #define SH2_RR_ENC(TAG,MAJ4,MIN3,SMOD1,VMIN3,DSTCHARS) \
1426 DEF_ENC32(TAG,ICLASS_S2op" "MAJ4" "MIN3"sssss PP"SMOD1"----- "VMIN3 DSTCHARS)
1427
1428 #define SH2_PPP_ENC(TAG,MAJ4,MIN3,SMOD1,VMIN3,DSTCHARS) \
1429 DEF_ENC32(TAG,ICLASS_S2op" "MAJ4" "MIN3"---ss PP"SMOD1"---tt "VMIN3 DSTCHARS)
1430
1431 #define SH_RRI4_ENC(TAG,MAJ4,MIN3,VMIN3,DSTCHARS) \
1432 DEF_ENC32(TAG,ICLASS_S2op" "MAJ4" "MIN3 "sssss PP00iiii " VMIN3 DSTCHARS)
1433
1434 #define SH_RRI5_ENC(TAG,MAJ4,MIN3,VMIN3,DSTCHARS) \
1435 DEF_ENC32(TAG,ICLASS_S2op" "MAJ4" "MIN3 "sssss PP0iiiii " VMIN3 DSTCHARS)
1436
1437 #define SH_RRI6_ENC(TAG,MAJ4,MIN3,VMIN3,DSTCHARS) \
1438 DEF_ENC32(TAG,ICLASS_S2op" "MAJ4" "MIN3 "sssss PPiiiiii " VMIN3 DSTCHARS)
1439
1440 #define RSHIFTTYPES(TAGEND,MAJ4,MIN3,SMOD1,DMOD1,DSTCHARS) \
1441 SH_RRR_ENC(S2_asr_r_##TAGEND,MAJ4,MIN3,SMOD1,"00"DMOD1,DSTCHARS) \
1442 SH_RRR_ENC(S2_lsr_r_##TAGEND,MAJ4,MIN3,SMOD1,"01"DMOD1,DSTCHARS) \
1443 SH_RRR_ENC(S2_asl_r_##TAGEND,MAJ4,MIN3,SMOD1,"10"DMOD1,DSTCHARS) \
1444 SH_RRR_ENC(S2_lsl_r_##TAGEND,MAJ4,MIN3,SMOD1,"11"DMOD1,DSTCHARS)
1445
1446
1447 #define I5SHIFTTYPES(TAGEND,MAJ4,MIN3,SMOD1,DSTCHARS) \
1448 SH_RRI5_ENC(S2_asr_i_##TAGEND,MAJ4,MIN3,SMOD1 "00",DSTCHARS) \
1449 SH_RRI5_ENC(S2_lsr_i_##TAGEND,MAJ4,MIN3,SMOD1 "01",DSTCHARS) \
1450 SH_RRI5_ENC(S2_asl_i_##TAGEND,MAJ4,MIN3,SMOD1 "10",DSTCHARS) \
1451 SH_RRI5_ENC(S6_rol_i_##TAGEND,MAJ4,MIN3,SMOD1 "11",DSTCHARS)
1452
1453 #define I5SHIFTTYPES_NOROL(TAGEND,MAJ4,MIN3,SMOD1,DSTCHARS) \
1454 SH_RRI5_ENC(S2_asr_i_##TAGEND,MAJ4,MIN3,SMOD1 "00",DSTCHARS) \
1455 SH_RRI5_ENC(S2_lsr_i_##TAGEND,MAJ4,MIN3,SMOD1 "01",DSTCHARS) \
1456 SH_RRI5_ENC(S2_asl_i_##TAGEND,MAJ4,MIN3,SMOD1 "10",DSTCHARS)
1457
1458 #define I5SHIFTTYPES_NOASR(TAGEND,MAJ4,MIN3,SMOD1,DSTCHARS) \
1459 SH_RRI5_ENC(S2_lsr_i_##TAGEND,MAJ4,MIN3,SMOD1 "01",DSTCHARS) \
1460 SH_RRI5_ENC(S2_asl_i_##TAGEND,MAJ4,MIN3,SMOD1 "10",DSTCHARS) \
1461 SH_RRI5_ENC(S6_rol_i_##TAGEND,MAJ4,MIN3,SMOD1 "11",DSTCHARS)
1462
1463 #define I4SHIFTTYPES(TAGEND,MAJ4,MIN3,SMOD1,DSTCHARS) \
1464 SH_RRI4_ENC(S2_asr_i_##TAGEND,MAJ4,MIN3,SMOD1 "00",DSTCHARS) \
1465 SH_RRI4_ENC(S2_lsr_i_##TAGEND,MAJ4,MIN3,SMOD1 "01",DSTCHARS) \
1466 SH_RRI4_ENC(S2_asl_i_##TAGEND,MAJ4,MIN3,SMOD1 "10",DSTCHARS)
1467
1468 #define I5ASHIFTTYPES(TAGEND,MAJ4,MIN3,SMOD1,DSTCHARS) \
1469 SH_RRI5_ENC(S2_asl_i_##TAGEND,MAJ4,MIN3,SMOD1 "10",DSTCHARS)
1470
1471 #define I4ASHIFTTYPES(TAGEND,MAJ4,MIN3,SMOD1,DSTCHARS) \
1472 SH_RRI4_ENC(S2_asl_i_##TAGEND,MAJ4,MIN3,SMOD1 "10",DSTCHARS)
1473
1474 #define I6SHIFTTYPES(TAGEND,MAJ4,MIN3,SMOD1,DSTCHARS) \
1475 SH_RRI6_ENC(S2_asr_i_##TAGEND,MAJ4,MIN3,SMOD1 "00",DSTCHARS) \
1476 SH_RRI6_ENC(S2_lsr_i_##TAGEND,MAJ4,MIN3,SMOD1 "01",DSTCHARS) \
1477 SH_RRI6_ENC(S2_asl_i_##TAGEND,MAJ4,MIN3,SMOD1 "10",DSTCHARS) \
1478 SH_RRI6_ENC(S6_rol_i_##TAGEND,MAJ4,MIN3,SMOD1 "11",DSTCHARS) \
1479
1480 #define I6SHIFTTYPES_NOASR(TAGEND,MAJ4,MIN3,SMOD1,DSTCHARS) \
1481 SH_RRI6_ENC(S2_lsr_i_##TAGEND,MAJ4,MIN3,SMOD1 "01",DSTCHARS) \
1482 SH_RRI6_ENC(S2_asl_i_##TAGEND,MAJ4,MIN3,SMOD1 "10",DSTCHARS) \
1483 SH_RRI6_ENC(S6_rol_i_##TAGEND,MAJ4,MIN3,SMOD1 "11",DSTCHARS)
1484
1485
1486
1487 DEF_FIELDROW_DESC32(ICLASS_S2op" 0000 -------- PP------ --------","[#0] Rdd=(Rss,#u6)")
1488 /* EJP: there is actually quite a bit of space here, look at the reserved bits */
1489 I6SHIFTTYPES(p, "0000","000","0","ddddd")
1490 I5SHIFTTYPES_NOROL(vw, "0000","010","0","ddddd")
1491 I4SHIFTTYPES(vh, "0000","100","0","ddddd")
1492
1493
1494
1495 /* False assume an immediate */
1496 SH2_RR_ENC(S2_vsathub_nopack, "0000","000","-","1 00","ddddd")
1497 SH2_RR_ENC(S2_vsatwuh_nopack, "0000","000","-","1 01","ddddd")
1498 SH2_RR_ENC(S2_vsatwh_nopack, "0000","000","-","1 10","ddddd")
1499 SH2_RR_ENC(S2_vsathb_nopack, "0000","000","-","1 11","ddddd")
1500
1501 SH_RRI4_ENC(S5_vasrhrnd, "0000","001", "0 00","ddddd")
1502
1503 SH2_RR_ENC(A2_vabsh, "0000","010","-","1 00","ddddd")
1504 SH2_RR_ENC(A2_vabshsat, "0000","010","-","1 01","ddddd")
1505 SH2_RR_ENC(A2_vabsw, "0000","010","-","1 10","ddddd")
1506 SH2_RR_ENC(A2_vabswsat, "0000","010","-","1 11","ddddd")
1507
1508 SH2_RR_ENC(A2_notp, "0000","100","-","1 00","ddddd")
1509 SH2_RR_ENC(A2_negp, "0000","100","-","1 01","ddddd")
1510 SH2_RR_ENC(A2_absp, "0000","100","-","1 10","ddddd")
1511 SH2_RR_ENC(A2_vconj, "0000","100","-","1 11","ddddd")
1512
1513 SH2_RR_ENC(S2_deinterleave, "0000","110","-","1 00","ddddd")
1514 SH2_RR_ENC(S2_interleave, "0000","110","-","1 01","ddddd")
1515 SH2_RR_ENC(S2_brevp, "0000","110","-","1 10","ddddd")
1516 SH_RRI6_ENC(S2_asr_i_p_rnd, "0000","110", "1 11","ddddd")
1517
1518 SH2_RR_ENC(F2_conv_df2d, "0000","111","0","0 00","ddddd")
1519 SH2_RR_ENC(F2_conv_df2ud, "0000","111","0","0 01","ddddd")
1520 SH2_RR_ENC(F2_conv_ud2df, "0000","111","0","0 10","ddddd")
1521 SH2_RR_ENC(F2_conv_d2df, "0000","111","0","0 11","ddddd")
1522 #ifdef ADD_DP_OPS
1523 SH2_RR_ENC(F2_dffixupr, "0000","111","0","1 00","ddddd")
1524 SH2_RR_ENC(F2_dfsqrtcheat, "0000","111","0","1 01","ddddd")
1525 #endif
1526 SH2_RR_ENC(F2_conv_df2d_chop, "0000","111","0","1 10","ddddd")
1527 SH2_RR_ENC(F2_conv_df2ud_chop,"0000","111","0","1 11","ddddd")
1528 #ifdef ADD_DP_OPS
1529 SH2_RR_ENC(F2_dfinvsqrta, "0000","111","1","0 ee","ddddd")
1530 #endif
1531
1532
1533
1534 DEF_FIELDROW_DESC32(ICLASS_S2op" 0001 -------- PP------ --------","[#1] Rdd=(Rss,#u6,#U6)")
1535 DEF_ENC32(S2_extractup,ICLASS_S2op" 0001 IIIsssss PPiiiiii IIIddddd")
1536
1537
1538 DEF_FIELDROW_DESC32(ICLASS_S2op" 0010 -------- PP------ --------","[#2] Rxx=(Rss,#u6)")
1539 I6SHIFTTYPES(p_nac, "0010","00-","0","xxxxx")
1540 I6SHIFTTYPES(p_acc, "0010","00-","1","xxxxx")
1541 I6SHIFTTYPES(p_and, "0010","01-","0","xxxxx")
1542 I6SHIFTTYPES(p_or, "0010","01-","1","xxxxx")
1543 I6SHIFTTYPES_NOASR(p_xacc, "0010","10-","0","xxxxx")
1544
1545
1546 DEF_FIELDROW_DESC32(ICLASS_S2op" 0011 -------- PP------ --------","[#3] Rxx=(Rss,#u6,#U6)")
1547 DEF_ENC32(S2_insertp,ICLASS_S2op" 0011 IIIsssss PPiiiiii IIIxxxxx")
1548
1549
1550 DEF_FIELDROW_DESC32(ICLASS_S2op" 0100 -------- PP------ --------","[#4] Rdd=(Rs)")
1551 SH2_RR_ENC(S2_vsxtbh, "0100","00-","-","00-","ddddd")
1552 SH2_RR_ENC(S2_vzxtbh, "0100","00-","-","01-","ddddd")
1553 SH2_RR_ENC(S2_vsxthw, "0100","00-","-","10-","ddddd")
1554 SH2_RR_ENC(S2_vzxthw, "0100","00-","-","11-","ddddd")
1555 SH2_RR_ENC(A2_sxtw, "0100","01-","-","00-","ddddd")
1556 SH2_RR_ENC(S2_vsplatrh, "0100","01-","-","01-","ddddd")
1557 SH2_RR_ENC(S6_vsplatrbp, "0100","01-","-","10-","ddddd")
1558
1559 SH2_RR_ENC(F2_conv_sf2df, "0100","1--","-","000","ddddd")
1560 SH2_RR_ENC(F2_conv_uw2df, "0100","1--","-","001","ddddd")
1561 SH2_RR_ENC(F2_conv_w2df, "0100","1--","-","010","ddddd")
1562 SH2_RR_ENC(F2_conv_sf2ud, "0100","1--","-","011","ddddd")
1563 SH2_RR_ENC(F2_conv_sf2d, "0100","1--","-","100","ddddd")
1564 SH2_RR_ENC(F2_conv_sf2ud_chop, "0100","1--","-","101","ddddd")
1565 SH2_RR_ENC(F2_conv_sf2d_chop, "0100","1--","-","110","ddddd")
1566
1567
1568 DEF_FIELDROW_DESC32(ICLASS_S2op" 0101 -------- PP------ --------","[#5] Pd=(Rs,#u6)")
1569 DEF_ENC32(S2_tstbit_i,ICLASS_S2op" 0101 000sssss PP0iiiii ------dd")
1570 DEF_ENC32(C2_tfrrp, ICLASS_S2op" 0101 010sssss PP------ ------dd")
1571 DEF_ENC32(C2_bitsclri,ICLASS_S2op" 0101 100sssss PPiiiiii ------dd")
1572 DEF_ENC32(S4_ntstbit_i,ICLASS_S2op"0101 001sssss PP0iiiii ------dd")
1573 DEF_ENC32(C4_nbitsclri,ICLASS_S2op"0101 101sssss PPiiiiii ------dd")
1574 DEF_ENC32(F2_sfclass, ICLASS_S2op"0101 111sssss PP0iiiii ------dd")
1575
1576
1577 DEF_FIELDROW_DESC32(ICLASS_S2op" 0110 -------- PP------ --------","[#6] Rdd=(Pt)")
1578 DEF_ENC32(C2_mask, ICLASS_S2op" 0110 --- ----- PP----tt --- ddddd")
1579
1580
1581 DEF_FIELDROW_DESC32(ICLASS_S2op" 0111 -------- PP------ --------","[#7] Rx=(Rs,#u4,#S6)")
1582 DEF_ENC32(S2_tableidxb,ICLASS_S2op" 0111 00isssss PPIIIIII iiixxxxx")
1583 DEF_ENC32(S2_tableidxh,ICLASS_S2op" 0111 01isssss PPIIIIII iiixxxxx")
1584 DEF_ENC32(S2_tableidxw,ICLASS_S2op" 0111 10isssss PPIIIIII iiixxxxx")
1585 DEF_ENC32(S2_tableidxd,ICLASS_S2op" 0111 11isssss PPIIIIII iiixxxxx")
1586
1587
1588 DEF_FIELDROW_DESC32(ICLASS_S2op" 1000 -------- PP------ --------","[#8] Rd=(Rss,#u6)")
1589 SH2_RR_ENC(S2_vsathub, "1000","000","-","000","ddddd")
1590 SH2_RR_ENC(S2_vsatwh, "1000","000","-","010","ddddd")
1591 SH2_RR_ENC(S2_vsatwuh, "1000","000","-","100","ddddd")
1592 SH2_RR_ENC(S2_vsathb, "1000","000","-","110","ddddd")
1593 SH2_RR_ENC(S2_clbp, "1000","010","-","000","ddddd")
1594 SH2_RR_ENC(S2_cl0p, "1000","010","-","010","ddddd")
1595 SH2_RR_ENC(S2_cl1p, "1000","010","-","100","ddddd")
1596 SH2_RR_ENC(S2_ct0p, "1000","111","-","010","ddddd")
1597 SH2_RR_ENC(S2_ct1p, "1000","111","-","100","ddddd")
1598 SH2_RR_ENC(S2_vtrunohb, "1000","100","-","000","ddddd")
1599 SH2_RR_ENC(S2_vtrunehb, "1000","100","-","010","ddddd")
1600 SH2_RR_ENC(S2_vrndpackwh, "1000","100","-","100","ddddd")
1601 SH2_RR_ENC(S2_vrndpackwhs, "1000","100","-","110","ddddd")
1602 SH2_RR_ENC(A2_sat, "1000","110","-","000","ddddd")
1603 SH2_RR_ENC(A2_roundsat, "1000","110","-","001","ddddd")
1604 SH_RRI5_ENC(S2_asr_i_svw_trun, "1000","110", "010","ddddd")
1605 SH_RRI5_ENC(A4_bitspliti, "1000","110", "100","ddddd")
1606
1607 SH_RRI5_ENC(A7_clip, "1000","110", "101","ddddd")
1608 SH_RRI5_ENC(A7_vclip, "1000","110", "110","ddddd")
1609
1610
1611 SH2_RR_ENC(S4_clbpnorm, "1000","011","-","000","ddddd")
1612 SH_RRI6_ENC(S4_clbpaddi, "1000","011", "010","ddddd")
1613 SH2_RR_ENC(S5_popcountp, "1000","011","-","011","ddddd")
1614
1615 SH_RRI4_ENC(S5_asrhub_rnd_sat, "1000","011", "100","ddddd")
1616 SH_RRI4_ENC(S5_asrhub_sat, "1000","011", "101","ddddd")
1617
1618 SH2_RR_ENC(F2_conv_df2sf, "1000","000","-","001","ddddd")
1619 SH2_RR_ENC(F2_conv_ud2sf, "1000","001","-","001","ddddd")
1620 SH2_RR_ENC(F2_conv_d2sf, "1000","010","-","001","ddddd")
1621 SH2_RR_ENC(F2_conv_df2uw, "1000","011","-","001","ddddd")
1622 SH2_RR_ENC(F2_conv_df2w, "1000","100","-","001","ddddd")
1623 SH2_RR_ENC(F2_conv_df2uw_chop, "1000","101","-","001","ddddd")
1624 SH2_RR_ENC(F2_conv_df2w_chop, "1000","111","-","001","ddddd")
1625
1626
1627
1628 DEF_FIELDROW_DESC32(ICLASS_S2op" 1001 -------- PP------ --------","[#9] Rd=(Ps,Pt)")
1629 DEF_ENC32(C2_vitpack, ICLASS_S2op" 1001 -00 ---ss PP----tt --- ddddd")
1630 DEF_ENC32(C2_tfrpr, ICLASS_S2op" 1001 -1- ---ss PP------ --- ddddd")
1631
1632
1633 DEF_FIELDROW_DESC32(ICLASS_S2op" 1010 -------- PP------ --------","[#10] Rdd=(Rss,#u6,#U6)")
1634 DEF_ENC32(S4_extractp,ICLASS_S2op" 1010 IIIsssss PPiiiiii IIIddddd")
1635
1636
1637 DEF_FIELDROW_DESC32(ICLASS_S2op" 1011 -------- PP------ --------","[#11] Rd=(Rs)")
1638 SH2_RR_ENC(F2_conv_uw2sf, "1011","001","-","000","ddddd")
1639 SH2_RR_ENC(F2_conv_w2sf, "1011","010","-","000","ddddd")
1640 SH2_RR_ENC(F2_conv_sf2uw, "1011","011","-","000","ddddd")
1641 SH2_RR_ENC(F2_conv_sf2w, "1011","100","-","000","ddddd")
1642 SH2_RR_ENC(F2_conv_sf2uw_chop, "1011","011","-","001","ddddd")
1643 SH2_RR_ENC(F2_conv_sf2w_chop, "1011","100","-","001","ddddd")
1644 SH2_RR_ENC(F2_sffixupr, "1011","101","-","000","ddddd")
1645 SH2_RR_ENC(F2_sfinvsqrta, "1011","111","-","0ee","ddddd")
1646
1647
1648 DEF_FIELDROW_DESC32(ICLASS_S2op" 1100 -------- PP------ --------","[#12] Rd=(Rs,#u6)")
1649 I5SHIFTTYPES(r, "1100","000", "0 ","ddddd")
1650 SH_RRI5_ENC(S2_asl_i_r_sat, "1100","010", "010","ddddd")
1651 SH_RRI5_ENC(S2_asr_i_r_rnd, "1100","010", "000","ddddd")
1652
1653 SH2_RR_ENC(S2_svsathb, "1100","10-","-", "00-","ddddd")
1654 SH2_RR_ENC(S2_svsathub, "1100","10-","-", "01-","ddddd")
1655
1656 SH_RRI5_ENC(A4_cround_ri, "1100","111", "00-","ddddd")
1657 SH_RRI6_ENC(A7_croundd_ri, "1100","111", "01-","ddddd")
1658 SH_RRI5_ENC(A4_round_ri, "1100","111", "10-","ddddd")
1659 SH_RRI5_ENC(A4_round_ri_sat, "1100","111", "11-","ddddd")
1660
1661 DEF_ENC32(S2_setbit_i, ICLASS_S2op" 1100 110sssss PP0iiiii 000ddddd")
1662 DEF_ENC32(S2_clrbit_i, ICLASS_S2op" 1100 110sssss PP0iiiii 001ddddd")
1663 DEF_ENC32(S2_togglebit_i,ICLASS_S2op" 1100 110sssss PP0iiiii 010ddddd")
1664
1665 DEF_ENC32(S4_clbaddi ,ICLASS_S2op" 1100 001sssss PPiiiiii 000ddddd")
1666
1667
1668
1669 /* False read #u6 */
1670 SH2_RR_ENC(S2_clb, "1100","000","-","1 00","ddddd")
1671 SH2_RR_ENC(S2_cl0, "1100","000","-","1 01","ddddd")
1672 SH2_RR_ENC(S2_cl1, "1100","000","-","1 10","ddddd")
1673 SH2_RR_ENC(S2_clbnorm, "1100","000","-","1 11","ddddd")
1674 SH2_RR_ENC(S2_ct0, "1100","010","-","1 00","ddddd")
1675 SH2_RR_ENC(S2_ct1, "1100","010","-","1 01","ddddd")
1676 SH2_RR_ENC(S2_brev, "1100","010","-","1 10","ddddd")
1677 SH2_RR_ENC(S2_vsplatrb, "1100","010","-","1 11","ddddd")
1678 SH2_RR_ENC(A2_abs, "1100","100","-","1 00","ddddd")
1679 SH2_RR_ENC(A2_abssat, "1100","100","-","1 01","ddddd")
1680 SH2_RR_ENC(A2_negsat, "1100","100","-","1 10","ddddd")
1681 SH2_RR_ENC(A2_swiz, "1100","100","-","1 11","ddddd")
1682 SH2_RR_ENC(A2_sath, "1100","110","-","1 00","ddddd")
1683 SH2_RR_ENC(A2_satuh, "1100","110","-","1 01","ddddd")
1684 SH2_RR_ENC(A2_satub, "1100","110","-","1 10","ddddd")
1685 SH2_RR_ENC(A2_satb, "1100","110","-","1 11","ddddd")
1686
1687
1688 DEF_FIELDROW_DESC32(ICLASS_S2op" 1101 -------- PP------ --------","[#13] Rd=(Rs,#u6,#U6)")
1689 DEF_ENC32(S2_extractu, ICLASS_S2op" 1101 0IIsssss PP0iiiii IIIddddd")
1690 DEF_ENC32(S4_extract, ICLASS_S2op" 1101 1IIsssss PP0iiiii IIIddddd")
1691 DEF_ENC32(S2_mask, ICLASS_S2op" 1101 0II----- PP1iiiii IIIddddd")
1692
1693
1694
1695
1696
1697
1698 DEF_FIELDROW_DESC32(ICLASS_S2op" 1110 -------- PP------ --------","[#14] Rx=(Rs,#u6)")
1699 I5SHIFTTYPES(r_nac, "1110","00-","0","xxxxx")
1700 I5SHIFTTYPES(r_acc, "1110","00-","1","xxxxx")
1701 I5SHIFTTYPES(r_and, "1110","01-","0","xxxxx")
1702 I5SHIFTTYPES(r_or, "1110","01-","1","xxxxx")
1703 I5SHIFTTYPES_NOASR(r_xacc,"1110","10-","0","xxxxx")
1704
1705
1706 DEF_FIELDROW_DESC32(ICLASS_S2op" 1111 -------- PP------ --------","[#15] Rs=(Rs,#u6,#U6)")
1707 DEF_ENC32(S2_insert, ICLASS_S2op" 1111 0IIsssss PP0iiiii IIIxxxxx")
1708
1709
1710
1711
1712
1713 /*************************/
1714 /* S_3_operand */
1715 /*************************/
1716
1717
1718 DEF_FIELDROW_DESC32(ICLASS_S3op" 0000 -------- PP------ --------","[#0] Rdd=(Rss,Rtt,#u3)")
1719 SH_RRR_ENC(S2_valignib, "0000","0--","-","iii","ddddd")
1720 SH_RRR_ENC(S2_vspliceib, "0000","1--","-","iii","ddddd")
1721
1722
1723 DEF_FIELDROW_DESC32(ICLASS_S3op" 0001 -------- PP------ --------","[#1] Rdd=(Rss,Rtt)")
1724 SH_RRR_ENC(S2_extractup_rp, "0001","00-","-","00-","ddddd")
1725 SH_RRR_ENC(S2_shuffeb, "0001","00-","-","01-","ddddd")
1726 SH_RRR_ENC(S2_shuffob, "0001","00-","-","10-","ddddd")
1727 SH_RRR_ENC(S2_shuffeh, "0001","00-","-","11-","ddddd")
1728
1729 SH_RRR_ENC(S2_shuffoh, "0001","10-","-","000","ddddd")
1730 SH_RRR_ENC(S2_vtrunewh, "0001","10-","-","010","ddddd")
1731 SH_RRR_ENC(S6_vtrunehb_ppp, "0001","10-","-","011","ddddd")
1732 SH_RRR_ENC(S2_vtrunowh, "0001","10-","-","100","ddddd")
1733 SH_RRR_ENC(S6_vtrunohb_ppp, "0001","10-","-","101","ddddd")
1734 SH_RRR_ENC(S2_lfsp, "0001","10-","-","110","ddddd")
1735
1736 SH_RRR_ENC(S4_vxaddsubw, "0001","01-","-","000","ddddd")
1737 SH_RRR_ENC(A5_vaddhubs, "0001","01-","-","001","ddddd")
1738 SH_RRR_ENC(S4_vxsubaddw, "0001","01-","-","010","ddddd")
1739 SH_RRR_ENC(S4_vxaddsubh, "0001","01-","-","100","ddddd")
1740 SH_RRR_ENC(S4_vxsubaddh, "0001","01-","-","110","ddddd")
1741
1742 SH_RRR_ENC(S4_vxaddsubhr, "0001","11-","-","00-","ddddd")
1743 SH_RRR_ENC(S4_vxsubaddhr, "0001","11-","-","01-","ddddd")
1744 SH_RRR_ENC(S4_extractp_rp, "0001","11-","-","10-","ddddd")
1745
1746
1747 DEF_FIELDROW_DESC32(ICLASS_S3op" 0010 -------- PP------ --------","[#2] Rdd=(Rss,Rtt,Pu)")
1748 SH_RRR_ENC(S2_valignrb, "0010","0--","-","-uu","ddddd")
1749 SH_RRR_ENC(S2_vsplicerb, "0010","100","-","-uu","ddddd")
1750
1751
1752 DEF_FIELDROW_DESC32(ICLASS_S3op" 0011 -------- PP------ --------","[#3] Rdd=(Rss,Rt)")
1753 RSHIFTTYPES(vw, "0011","00-","-","-","ddddd")
1754 RSHIFTTYPES(vh, "0011","01-","-","-","ddddd")
1755 RSHIFTTYPES(p, "0011","10-","-","-","ddddd")
1756 SH_RRR_ENC(S2_vcrotate, "0011","11-","-","00-","ddddd")
1757 SH_RRR_ENC(S2_vcnegh, "0011","11-","-","01-","ddddd")
1758 SH_RRR_ENC(S4_vrcrotate, "0011","11-","i","11i","ddddd")
1759
1760
1761 DEF_FIELDROW_DESC32(ICLASS_S3op" 0100 -------- PP------ --------","[#4] Rd=(Rs,Rt,#u3)")
1762 DEF_ENC32(S2_addasl_rrri, ICLASS_S3op" 0100 000 sssss PP0ttttt iiiddddd")
1763
1764
1765
1766 DEF_FIELDROW_DESC32(ICLASS_S3op" 0101 -------- PP------ --------","[#5] Rd=(Rss,Rt)")
1767 SH_RRR_ENC(S2_asr_r_svw_trun, "0101","---","-","010","ddddd")
1768 SH_RRR_ENC(M4_cmpyi_wh, "0101","---","-","100","ddddd")
1769 SH_RRR_ENC(M4_cmpyr_wh, "0101","---","-","110","ddddd")
1770 SH_RRR_ENC(M4_cmpyi_whc, "0101","---","-","101","ddddd")
1771 SH_RRR_ENC(M4_cmpyr_whc, "0101","---","-","111","ddddd")
1772
1773 DEF_FIELDROW_DESC32(ICLASS_S3op" 0110 -------- PP------ --------","[#6] Rd=(Rs,Rt)")
1774 SH_RRR_ENC(S2_asr_r_r_sat, "0110","00-","-","00-","ddddd") \
1775 SH_RRR_ENC(S2_asl_r_r_sat, "0110","00-","-","10-","ddddd")
1776
1777 RSHIFTTYPES(r, "0110","01-","-","-","ddddd")
1778
1779 SH_RRR_ENC(S2_setbit_r, "0110","10-","-","00-","ddddd")
1780 SH_RRR_ENC(S2_clrbit_r, "0110","10-","-","01-","ddddd")
1781 SH_RRR_ENC(S2_togglebit_r, "0110","10-","-","10-","ddddd")
1782 SH_RRRiENC(S4_lsli, "0110","10-","-","11i","ddddd")
1783
1784 SH_RRR_ENC(A4_cround_rr, "0110","11-","-","00-","ddddd")
1785 SH_RRR_ENC(A7_croundd_rr, "0110","11-","-","01-","ddddd")
1786 SH_RRR_ENC(A4_round_rr, "0110","11-","-","10-","ddddd")
1787 SH_RRR_ENC(A4_round_rr_sat, "0110","11-","-","11-","ddddd")
1788
1789
1790
1791
1792 DEF_FIELDROW_DESC32(ICLASS_S3op" 0111 -------- PP------ --------","[#7] Pd=(Rs,Rt)")
1793 SH_RRR_ENC(S2_tstbit_r, "0111","000","-","---","---dd")
1794 SH_RRR_ENC(C2_bitsset, "0111","010","-","---","---dd")
1795 SH_RRR_ENC(C2_bitsclr, "0111","100","-","---","---dd")
1796 SH_RRR_ENC(A4_cmpheq, "0111","110","-","011","---dd")
1797 SH_RRR_ENC(A4_cmphgt, "0111","110","-","100","---dd")
1798 SH_RRR_ENC(A4_cmphgtu, "0111","110","-","101","---dd")
1799 SH_RRR_ENC(A4_cmpbeq, "0111","110","-","110","---dd")
1800 SH_RRR_ENC(A4_cmpbgtu, "0111","110","-","111","---dd")
1801 SH_RRR_ENC(A4_cmpbgt, "0111","110","-","010","---dd")
1802 SH_RRR_ENC(S4_ntstbit_r, "0111","001","-","---","---dd")
1803 SH_RRR_ENC(C4_nbitsset, "0111","011","-","---","---dd")
1804 SH_RRR_ENC(C4_nbitsclr, "0111","101","-","---","---dd")
1805
1806 SH_RRR_ENC(F2_sfcmpge, "0111","111","-","000","---dd")
1807 SH_RRR_ENC(F2_sfcmpuo, "0111","111","-","001","---dd")
1808 SH_RRR_ENC(F2_sfcmpeq, "0111","111","-","011","---dd")
1809 SH_RRR_ENC(F2_sfcmpgt, "0111","111","-","100","---dd")
1810
1811
1812 DEF_FIELDROW_DESC32(ICLASS_S3op" 1000 -------- PP------ --------","[#8] Rx=(Rs,Rtt)")
1813 SH_RRR_ENC(S2_insert_rp, "1000","---","-","---","xxxxx")
1814
1815
1816 DEF_FIELDROW_DESC32(ICLASS_S3op" 1001 -------- PP------ --------","[#9] Rd=(Rs,Rtt)")
1817 SH_RRR_ENC(S2_extractu_rp, "1001","00-","-","00-","ddddd")
1818 SH_RRR_ENC(S4_extract_rp, "1001","00-","-","01-","ddddd")
1819
1820
1821 DEF_FIELDROW_DESC32(ICLASS_S3op" 1010 -------- PP------ --------","[#10] Rxx=(Rss,Rtt)")
1822 SH_RRR_ENC(S2_insertp_rp, "1010","0--","0","---","xxxxx")
1823 SH_RRR_ENC(M4_xor_xacc, "1010","10-","0","000","xxxxx")
1824
1825 DEF_FIELDROW_DESC32(ICLASS_S3op" 1011 -------- PP------ --------","[#11] Rxx=(Rss,Rt)")
1826 RSHIFTTYPES(p_or, "1011","000","-","-","xxxxx")
1827 RSHIFTTYPES(p_and, "1011","010","-","-","xxxxx")
1828 RSHIFTTYPES(p_nac, "1011","100","-","-","xxxxx")
1829 RSHIFTTYPES(p_acc, "1011","110","-","-","xxxxx")
1830 RSHIFTTYPES(p_xor, "1011","011","-","-","xxxxx")
1831
1832 SH_RRR_ENCX(A4_vrmaxh, "1011","001","0","001","uuuuu")
1833 SH_RRR_ENCX(A4_vrmaxuh, "1011","001","1","001","uuuuu")
1834 SH_RRR_ENCX(A4_vrmaxw, "1011","001","0","010","uuuuu")
1835 SH_RRR_ENCX(A4_vrmaxuw, "1011","001","1","010","uuuuu")
1836
1837 SH_RRR_ENCX(A4_vrminh, "1011","001","0","101","uuuuu")
1838 SH_RRR_ENCX(A4_vrminuh, "1011","001","1","101","uuuuu")
1839 SH_RRR_ENCX(A4_vrminw, "1011","001","0","110","uuuuu")
1840 SH_RRR_ENCX(A4_vrminuw, "1011","001","1","110","uuuuu")
1841
1842 SH_RRR_ENC(S2_vrcnegh, "1011","001","1","111","xxxxx")
1843
1844 SH_RRR_ENC(S4_vrcrotate_acc, "1011","101","i","--i","xxxxx")
1845
1846
1847 DEF_FIELDROW_DESC32(ICLASS_S3op" 1100 -------- PP------ --------","[#12] Rx=(Rs,Rt)")
1848 RSHIFTTYPES(r_or, "1100","00-","-","-","xxxxx")
1849 RSHIFTTYPES(r_and, "1100","01-","-","-","xxxxx")
1850 RSHIFTTYPES(r_nac, "1100","10-","-","-","xxxxx")
1851 RSHIFTTYPES(r_acc, "1100","11-","-","-","xxxxx")
1852
1853
1854 DEF_FIELDROW_DESC32(ICLASS_S3op" 1101 -------- PP------ --------","[#13] Reserved")
1855 DEF_FIELDROW_DESC32(ICLASS_S3op" 1110 -------- PP------ --------","[#14] Reserved")
1856
1857
1858 DEF_FIELDROW_DESC32(ICLASS_S3op" 1111 -------- PP------ --------","[#14] User Instruction")
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872 /*******************************/
1873 /* */
1874 /* */
1875 /* ALU64 */
1876 /* */
1877 /* */
1878 /*******************************/
1879 DEF_CLASS32(ICLASS_ALU64" ---- -------- PP------ --------",ALU64)
1880 DEF_FIELD32(ICLASS_ALU64" !!!! -------- PP------ --------",ALU64_RegType,"Register Type")
1881 DEF_FIELD32(ICLASS_ALU64" 0--- !!!----- PP------ --------",A_MajOp,"Major Opcode")
1882 DEF_FIELD32(ICLASS_ALU64" 0--- -------- PP------ !!!-----",A_MinOp,"Minor Opcode")
1883 DEF_FIELD32(ICLASS_ALU64" 11-- -------- PP------ ---!!!!!",A_MajOp,"Major Opcode")
1884
1885
1886
1887 #define ALU64_RRR_ENC(TAG,MAJ4,MIN3,SMOD1,VMIN3,DSTCHARS)\
1888 DEF_ENC32(TAG, ICLASS_ALU64" "MAJ4" "MIN3"sssss PP"SMOD1"ttttt "VMIN3 DSTCHARS)
1889
1890 #define LEGACY_ALU64_RRR_ENC(TAG,MAJ4,MIN3,SMOD1,VMIN3,DSTCHARS)\
1891 LEGACY_DEF_ENC32(TAG, ICLASS_ALU64" "MAJ4" "MIN3"sssss PP"SMOD1"ttttt "VMIN3 DSTCHARS)
1892
1893
1894 DEF_FIELDROW_DESC32(ICLASS_ALU64" 0000 -------- PP------ --------","[#0] Rd=(Rss,Rtt)")
1895 ALU64_RRR_ENC(S2_parityp, "0000","---","-","---","ddddd")
1896
1897
1898 DEF_FIELDROW_DESC32(ICLASS_ALU64" 0001 -------- PP------ --------","[#1] Rdd=(Pu,Rss,Rtt)")
1899 ALU64_RRR_ENC(C2_vmux, "0001","---","-","-uu","ddddd")
1900
1901
1902 DEF_FIELDROW_DESC32(ICLASS_ALU64" 0010 -------- PP------ --------","[#2] Pd=(Rss,Rtt)")
1903 ALU64_RRR_ENC(A2_vcmpweq, "0010","0--","0","000","---dd")
1904 ALU64_RRR_ENC(A2_vcmpwgt, "0010","0--","0","001","---dd")
1905 ALU64_RRR_ENC(A2_vcmpwgtu, "0010","0--","0","010","---dd")
1906 ALU64_RRR_ENC(A2_vcmpheq, "0010","0--","0","011","---dd")
1907 ALU64_RRR_ENC(A2_vcmphgt, "0010","0--","0","100","---dd")
1908 ALU64_RRR_ENC(A2_vcmphgtu, "0010","0--","0","101","---dd")
1909 ALU64_RRR_ENC(A2_vcmpbeq, "0010","0--","0","110","---dd")
1910 ALU64_RRR_ENC(A2_vcmpbgtu, "0010","0--","0","111","---dd")
1911
1912 ALU64_RRR_ENC(A4_vcmpbeq_any, "0010","0--","1","000","---dd")
1913 ALU64_RRR_ENC(A6_vcmpbeq_notany, "0010","0--","1","001","---dd")
1914 ALU64_RRR_ENC(A4_vcmpbgt, "0010","0--","1","010","---dd")
1915 ALU64_RRR_ENC(A4_tlbmatch, "0010","0--","1","011","---dd")
1916 ALU64_RRR_ENC(A4_boundscheck_lo, "0010","0--","1","100","---dd")
1917 ALU64_RRR_ENC(A4_boundscheck_hi, "0010","0--","1","101","---dd")
1918
1919 ALU64_RRR_ENC(C2_cmpeqp, "0010","100","-","000","---dd")
1920 ALU64_RRR_ENC(C2_cmpgtp, "0010","100","-","010","---dd")
1921 ALU64_RRR_ENC(C2_cmpgtup, "0010","100","-","100","---dd")
1922
1923 ALU64_RRR_ENC(F2_dfcmpeq, "0010","111","-","000","---dd")
1924 ALU64_RRR_ENC(F2_dfcmpgt, "0010","111","-","001","---dd")
1925 ALU64_RRR_ENC(F2_dfcmpge, "0010","111","-","010","---dd")
1926 ALU64_RRR_ENC(F2_dfcmpuo, "0010","111","-","011","---dd")
1927
1928
1929 DEF_FIELDROW_DESC32(ICLASS_ALU64" 0011 -------- PP------ --------","[#3] Rdd=(Rss,Rtt)")
1930 ALU64_RRR_ENC(A2_vaddub, "0011","000","-","000","ddddd")
1931 ALU64_RRR_ENC(A2_vaddubs, "0011","000","-","001","ddddd")
1932 ALU64_RRR_ENC(A2_vaddh, "0011","000","-","010","ddddd")
1933 ALU64_RRR_ENC(A2_vaddhs, "0011","000","-","011","ddddd")
1934 ALU64_RRR_ENC(A2_vadduhs, "0011","000","-","100","ddddd")
1935 ALU64_RRR_ENC(A2_vaddw, "0011","000","-","101","ddddd")
1936 ALU64_RRR_ENC(A2_vaddws, "0011","000","-","110","ddddd")
1937 ALU64_RRR_ENC(A2_addp, "0011","000","-","111","ddddd")
1938
1939 ALU64_RRR_ENC(A2_vsubub, "0011","001","-","000","ddddd")
1940 ALU64_RRR_ENC(A2_vsububs, "0011","001","-","001","ddddd")
1941 ALU64_RRR_ENC(A2_vsubh, "0011","001","-","010","ddddd")
1942 ALU64_RRR_ENC(A2_vsubhs, "0011","001","-","011","ddddd")
1943 ALU64_RRR_ENC(A2_vsubuhs, "0011","001","-","100","ddddd")
1944 ALU64_RRR_ENC(A2_vsubw, "0011","001","-","101","ddddd")
1945 ALU64_RRR_ENC(A2_vsubws, "0011","001","-","110","ddddd")
1946 ALU64_RRR_ENC(A2_subp, "0011","001","-","111","ddddd")
1947
1948 ALU64_RRR_ENC(A2_vavgub, "0011","010","-","000","ddddd")
1949 ALU64_RRR_ENC(A2_vavgubr, "0011","010","-","001","ddddd")
1950 ALU64_RRR_ENC(A2_vavgh, "0011","010","-","010","ddddd")
1951 ALU64_RRR_ENC(A2_vavghr, "0011","010","-","011","ddddd")
1952 ALU64_RRR_ENC(A2_vavghcr, "0011","010","-","100","ddddd")
1953 ALU64_RRR_ENC(A2_vavguh, "0011","010","-","101","ddddd")
1954 ALU64_RRR_ENC(A2_vavguhr, "0011","010","-","11-","ddddd")
1955
1956 ALU64_RRR_ENC(A2_vavgw, "0011","011","-","000","ddddd")
1957 ALU64_RRR_ENC(A2_vavgwr, "0011","011","-","001","ddddd")
1958 ALU64_RRR_ENC(A2_vavgwcr, "0011","011","-","010","ddddd")
1959 ALU64_RRR_ENC(A2_vavguw, "0011","011","-","011","ddddd")
1960 ALU64_RRR_ENC(A2_vavguwr, "0011","011","-","100","ddddd")
1961 ALU64_RRR_ENC(A2_addpsat, "0011","011","-","101","ddddd")
1962 ALU64_RRR_ENC(A2_addspl, "0011","011","-","110","ddddd")
1963 ALU64_RRR_ENC(A2_addsph, "0011","011","-","111","ddddd")
1964
1965 ALU64_RRR_ENC(A2_vnavgh, "0011","100","-","000","ddddd")
1966 ALU64_RRR_ENC(A2_vnavghr, "0011","100","-","001","ddddd")
1967 ALU64_RRR_ENC(A2_vnavghcr, "0011","100","-","010","ddddd")
1968 ALU64_RRR_ENC(A2_vnavgw, "0011","100","-","011","ddddd")
1969 ALU64_RRR_ENC(A2_vnavgwr, "0011","100","-","10-","ddddd")
1970 ALU64_RRR_ENC(A2_vnavgwcr, "0011","100","-","11-","ddddd")
1971
1972 ALU64_RRR_ENC(A2_vminub, "0011","101","-","000","ddddd")
1973 ALU64_RRR_ENC(A2_vminh, "0011","101","-","001","ddddd")
1974 ALU64_RRR_ENC(A2_vminuh, "0011","101","-","010","ddddd")
1975 ALU64_RRR_ENC(A2_vminw, "0011","101","-","011","ddddd")
1976 ALU64_RRR_ENC(A2_vminuw, "0011","101","-","100","ddddd")
1977 ALU64_RRR_ENC(A2_vmaxuw, "0011","101","-","101","ddddd")
1978 ALU64_RRR_ENC(A2_minp, "0011","101","-","110","ddddd")
1979 ALU64_RRR_ENC(A2_minup, "0011","101","-","111","ddddd")
1980
1981 ALU64_RRR_ENC(A2_vmaxub, "0011","110","-","000","ddddd")
1982 ALU64_RRR_ENC(A2_vmaxh, "0011","110","-","001","ddddd")
1983 ALU64_RRR_ENC(A2_vmaxuh, "0011","110","-","010","ddddd")
1984 ALU64_RRR_ENC(A2_vmaxw, "0011","110","-","011","ddddd")
1985 ALU64_RRR_ENC(A2_maxp, "0011","110","-","100","ddddd")
1986 ALU64_RRR_ENC(A2_maxup, "0011","110","-","101","ddddd")
1987 ALU64_RRR_ENC(A2_vmaxb, "0011","110","-","110","ddddd")
1988 ALU64_RRR_ENC(A2_vminb, "0011","110","-","111","ddddd")
1989
1990 ALU64_RRR_ENC(A2_andp, "0011","111","-","000","ddddd")
1991 ALU64_RRR_ENC(A2_orp, "0011","111","-","010","ddddd")
1992 ALU64_RRR_ENC(A2_xorp, "0011","111","-","100","ddddd")
1993 ALU64_RRR_ENC(A4_andnp, "0011","111","-","001","ddddd")
1994 ALU64_RRR_ENC(A4_ornp, "0011","111","-","011","ddddd")
1995
1996 ALU64_RRR_ENC(A4_modwrapu, "0011","111","-","111","ddddd")
1997
1998
1999
2000 DEF_FIELDROW_DESC32(ICLASS_ALU64" 0100 -------- PP------ --------","[#4] Rdd=(Rs,Rt)")
2001 LEGACY_ALU64_RRR_ENC(S2_packhl, "0100","--0","-","---","ddddd")
2002 ALU64_RRR_ENC(A4_bitsplit, "0100","--1","-","---","ddddd")
2003
2004
2005 DEF_FIELDROW_DESC32(ICLASS_ALU64" 0101 -------- PP------ --------","[#5] Rd=(Rs,Rt)")
2006 ALU64_RRR_ENC(A2_addh_l16_ll, "0101","000","-","00-","ddddd")
2007 ALU64_RRR_ENC(A2_addh_l16_hl, "0101","000","-","01-","ddddd")
2008 ALU64_RRR_ENC(A2_addh_l16_sat_ll,"0101","000","-","10-","ddddd")
2009 ALU64_RRR_ENC(A2_addh_l16_sat_hl,"0101","000","-","11-","ddddd")
2010
2011 ALU64_RRR_ENC(A2_subh_l16_ll, "0101","001","-","00-","ddddd")
2012 ALU64_RRR_ENC(A2_subh_l16_hl, "0101","001","-","01-","ddddd")
2013 ALU64_RRR_ENC(A2_subh_l16_sat_ll,"0101","001","-","10-","ddddd")
2014 ALU64_RRR_ENC(A2_subh_l16_sat_hl,"0101","001","-","11-","ddddd")
2015
2016 ALU64_RRR_ENC(A2_addh_h16_ll, "0101","010","-","000","ddddd")
2017 ALU64_RRR_ENC(A2_addh_h16_lh, "0101","010","-","001","ddddd")
2018 ALU64_RRR_ENC(A2_addh_h16_hl, "0101","010","-","010","ddddd")
2019 ALU64_RRR_ENC(A2_addh_h16_hh, "0101","010","-","011","ddddd")
2020 ALU64_RRR_ENC(A2_addh_h16_sat_ll,"0101","010","-","100","ddddd")
2021 ALU64_RRR_ENC(A2_addh_h16_sat_lh,"0101","010","-","101","ddddd")
2022 ALU64_RRR_ENC(A2_addh_h16_sat_hl,"0101","010","-","110","ddddd")
2023 ALU64_RRR_ENC(A2_addh_h16_sat_hh,"0101","010","-","111","ddddd")
2024
2025 ALU64_RRR_ENC(A2_subh_h16_ll, "0101","011","-","000","ddddd")
2026 ALU64_RRR_ENC(A2_subh_h16_lh, "0101","011","-","001","ddddd")
2027 ALU64_RRR_ENC(A2_subh_h16_hl, "0101","011","-","010","ddddd")
2028 ALU64_RRR_ENC(A2_subh_h16_hh, "0101","011","-","011","ddddd")
2029 ALU64_RRR_ENC(A2_subh_h16_sat_ll,"0101","011","-","100","ddddd")
2030 ALU64_RRR_ENC(A2_subh_h16_sat_lh,"0101","011","-","101","ddddd")
2031 ALU64_RRR_ENC(A2_subh_h16_sat_hl,"0101","011","-","110","ddddd")
2032 ALU64_RRR_ENC(A2_subh_h16_sat_hh,"0101","011","-","111","ddddd")
2033
2034 LEGACY_ALU64_RRR_ENC(A2_addsat, "0101","100","-","0--","ddddd")
2035 LEGACY_ALU64_RRR_ENC(A2_subsat, "0101","100","-","1--","ddddd")
2036
2037 ALU64_RRR_ENC(A2_min, "0101","101","-","0--","ddddd")
2038 ALU64_RRR_ENC(A2_minu, "0101","101","-","1--","ddddd")
2039
2040 ALU64_RRR_ENC(A2_max, "0101","110","-","0--","ddddd")
2041 ALU64_RRR_ENC(A2_maxu, "0101","110","-","1--","ddddd")
2042
2043 ALU64_RRR_ENC(S4_parity, "0101","111","-","---","ddddd")
2044
2045
2046 DEF_FIELDROW_DESC32(ICLASS_ALU64" 0110 -------- PP------ --------","[#6] Rd=#u10 ")
2047 DEF_ENC32(F2_sfimm_p, ICLASS_ALU64" 0110 00i ----- PPiiiiii iiiddddd")
2048 DEF_ENC32(F2_sfimm_n, ICLASS_ALU64" 0110 01i ----- PPiiiiii iiiddddd")
2049
2050
2051 DEF_FIELDROW_DESC32(ICLASS_ALU64" 0111 -------- PP------ --------","[#7] Rd=(Rs,Rt,#u6)")
2052 DEF_ENC32(M4_mpyrr_addi, ICLASS_ALU64" 0111 0ii sssss PPittttt iiiddddd")
2053
2054
2055 DEF_FIELDROW_DESC32(ICLASS_ALU64" 1000 -------- PP------ --------","[#8] Rd=(Rs,#u6,#U6)")
2056 DEF_ENC32(M4_mpyri_addi, ICLASS_ALU64" 1000 Iii sssss PPiddddd iiiIIIII")
2057
2058
2059 DEF_FIELDROW_DESC32(ICLASS_ALU64" 1001 -------- PP------ --------","[#9] Rdd=#u10 ")
2060 DEF_ENC32(F2_dfimm_p, ICLASS_ALU64" 1001 00i ----- PPiiiiii iiiddddd")
2061 DEF_ENC32(F2_dfimm_n, ICLASS_ALU64" 1001 01i ----- PPiiiiii iiiddddd")
2062
2063
2064 DEF_FIELDROW_DESC32(ICLASS_ALU64" 1010 -------- PP------ --------","[#10] Rx=(Rs,Rx,#s10)")
2065 DEF_ENC32(S4_or_andix, ICLASS_ALU64" 1010 01i xxxxx PPiiiiii iiiuuuuu")
2066 DEF_ENC32(S4_or_andi, ICLASS_ALU64" 1010 00i sssss PPiiiiii iiixxxxx")
2067 DEF_ENC32(S4_or_ori, ICLASS_ALU64" 1010 10i sssss PPiiiiii iiixxxxx")
2068
2069
2070 DEF_FIELDROW_DESC32(ICLASS_ALU64" 1011 -------- PP------ --------","[#11] Rd=(Rs,Rd,#s6)")
2071 DEF_ENC32(S4_addaddi, ICLASS_ALU64" 1011 0ii sssss PPiddddd iiiuuuuu")
2072 DEF_ENC32(S4_subaddi, ICLASS_ALU64" 1011 1ii sssss PPiddddd iiiuuuuu")
2073
2074
2075 DEF_FIELDROW_DESC32(ICLASS_ALU64" 1100 -------- PP------ --------","[#12] Pd=(Rss,#s8)")
2076 DEF_ENC32(A4_vcmpbeqi, ICLASS_ALU64"1100 000sssss PP-iiiii iii00-dd")
2077 DEF_ENC32(A4_vcmpbgti, ICLASS_ALU64"1100 001sssss PP-iiiii iii00-dd")
2078 DEF_ENC32(A4_vcmpbgtui, ICLASS_ALU64"1100 010sssss PP-0iiii iii00-dd")
2079 DEF_ENC32(A4_vcmpheqi, ICLASS_ALU64"1100 000sssss PP-iiiii iii01-dd")
2080 DEF_ENC32(A4_vcmphgti, ICLASS_ALU64"1100 001sssss PP-iiiii iii01-dd")
2081 DEF_ENC32(A4_vcmphgtui, ICLASS_ALU64"1100 010sssss PP-0iiii iii01-dd")
2082 DEF_ENC32(A4_vcmpweqi, ICLASS_ALU64"1100 000sssss PP-iiiii iii10-dd")
2083 DEF_ENC32(A4_vcmpwgti, ICLASS_ALU64"1100 001sssss PP-iiiii iii10-dd")
2084 DEF_ENC32(A4_vcmpwgtui, ICLASS_ALU64"1100 010sssss PP-0iiii iii10-dd")
2085
2086 DEF_ENC32(F2_dfclass, ICLASS_ALU64"1100 100sssss PP-000ii iii10-dd")
2087
2088
2089 DEF_FIELDROW_DESC32(ICLASS_ALU64" 1101 -------- PP------ --------","[#13] Pd=(Rs,#s8)")
2090 DEF_ENC32(A4_cmpbeqi, ICLASS_ALU64"1101 -00sssss PP-iiiii iii00-dd")
2091 DEF_ENC32(A4_cmpbgti, ICLASS_ALU64"1101 -01sssss PP-iiiii iii00-dd")
2092 DEF_ENC32(A4_cmpbgtui, ICLASS_ALU64"1101 -10sssss PP-0iiii iii00-dd")
2093 DEF_ENC32(A4_cmpheqi, ICLASS_ALU64"1101 -00sssss PP-iiiii iii01-dd")
2094 DEF_ENC32(A4_cmphgti, ICLASS_ALU64"1101 -01sssss PP-iiiii iii01-dd")
2095 DEF_ENC32(A4_cmphgtui, ICLASS_ALU64"1101 -10sssss PP-0iiii iii01-dd")
2096
2097
2098 DEF_FIELDROW_DESC32(ICLASS_ALU64" 1110 -------- PP------ --------","[#14] Rx=(#u9,op(Rx,#u5))")
2099
2100 #define OP_OPI_RI(TAG,OPB)\
2101 DEF_ENC32(S4_andi_##TAG##_ri,ICLASS_ALU64" 1110 iiixxxxx PPiIIIII iii"OPB"i00-")\
2102 DEF_ENC32(S4_ori_##TAG##_ri, ICLASS_ALU64" 1110 iiixxxxx PPiIIIII iii"OPB"i01-")\
2103 DEF_ENC32(S4_addi_##TAG##_ri,ICLASS_ALU64" 1110 iiixxxxx PPiIIIII iii"OPB"i10-")\
2104 DEF_ENC32(S4_subi_##TAG##_ri,ICLASS_ALU64" 1110 iiixxxxx PPiIIIII iii"OPB"i11-")
2105
2106 OP_OPI_RI(asl,"0")
2107 OP_OPI_RI(lsr,"1")
2108
2109
2110 DEF_FIELDROW_DESC32(ICLASS_ALU64" 1111 -------- PP------ --------","[#15] Rd=(Rs,Ru,#u6:2)")
2111 DEF_ENC32(M4_mpyri_addr_u2, ICLASS_ALU64" 1111 0ii sssss PPiddddd iiiuuuuu")
2112 DEF_ENC32(M4_mpyri_addr, ICLASS_ALU64" 1111 1ii sssss PPiddddd iiiuuuuu")
AR7 emulation for QEMU