?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
target-arm: get_phys_addr_lpae: more xn control
[qemu/ar7.git] / target-i386 / cpu.c
blobed7e5d5de32a7026d657377875509e18a93ae4f7
1 /*
2 * i386 CPUID helper functions
3 *
4 * Copyright (c) 2003 Fabrice Bellard
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
18 */
19 #include <stdlib.h>
20 #include <stdio.h>
21 #include <string.h>
22 #include <inttypes.h>
23
24 #include "cpu.h"
25 #include "sysemu/kvm.h"
26 #include "sysemu/cpus.h"
27 #include "kvm_i386.h"
28
29 #include "qemu/option.h"
30 #include "qemu/config-file.h"
31 #include "qapi/qmp/qerror.h"
32
33 #include "qapi-types.h"
34 #include "qapi-visit.h"
35 #include "qapi/visitor.h"
36 #include "sysemu/arch_init.h"
37
38 #include "hw/hw.h"
39 #if defined(CONFIG_KVM)
40 #include <linux/kvm_para.h>
41 #endif
42
43 #include "sysemu/sysemu.h"
44 #include "hw/qdev-properties.h"
45 #include "hw/cpu/icc_bus.h"
46 #ifndef CONFIG_USER_ONLY
47 #include "hw/xen/xen.h"
48 #include "hw/i386/apic_internal.h"
49 #endif
50
51
52 /* Cache topology CPUID constants: */
53
54 /* CPUID Leaf 2 Descriptors */
55
56 #define CPUID_2_L1D_32KB_8WAY_64B 0x2c
57 #define CPUID_2_L1I_32KB_8WAY_64B 0x30
58 #define CPUID_2_L2_2MB_8WAY_64B 0x7d
59
60
61 /* CPUID Leaf 4 constants: */
62
63 /* EAX: */
64 #define CPUID_4_TYPE_DCACHE 1
65 #define CPUID_4_TYPE_ICACHE 2
66 #define CPUID_4_TYPE_UNIFIED 3
67
68 #define CPUID_4_LEVEL(l) ((l) << 5)
69
70 #define CPUID_4_SELF_INIT_LEVEL (1 << 8)
71 #define CPUID_4_FULLY_ASSOC (1 << 9)
72
73 /* EDX: */
74 #define CPUID_4_NO_INVD_SHARING (1 << 0)
75 #define CPUID_4_INCLUSIVE (1 << 1)
76 #define CPUID_4_COMPLEX_IDX (1 << 2)
77
78 #define ASSOC_FULL 0xFF
79
80 /* AMD associativity encoding used on CPUID Leaf 0x80000006: */
81 #define AMD_ENC_ASSOC(a) (a <= 1 ? a : \
82 a == 2 ? 0x2 : \
83 a == 4 ? 0x4 : \
84 a == 8 ? 0x6 : \
85 a == 16 ? 0x8 : \
86 a == 32 ? 0xA : \
87 a == 48 ? 0xB : \
88 a == 64 ? 0xC : \
89 a == 96 ? 0xD : \
90 a == 128 ? 0xE : \
91 a == ASSOC_FULL ? 0xF : \
92 0 /* invalid value */)
93
94
95 /* Definitions of the hardcoded cache entries we expose: */
96
97 /* L1 data cache: */
98 #define L1D_LINE_SIZE 64
99 #define L1D_ASSOCIATIVITY 8
100 #define L1D_SETS 64
101 #define L1D_PARTITIONS 1
102 /* Size = LINE_SIZE*ASSOCIATIVITY*SETS*PARTITIONS = 32KiB */
103 #define L1D_DESCRIPTOR CPUID_2_L1D_32KB_8WAY_64B
104 /*FIXME: CPUID leaf 0x80000005 is inconsistent with leaves 2 & 4 */
105 #define L1D_LINES_PER_TAG 1
106 #define L1D_SIZE_KB_AMD 64
107 #define L1D_ASSOCIATIVITY_AMD 2
108
109 /* L1 instruction cache: */
110 #define L1I_LINE_SIZE 64
111 #define L1I_ASSOCIATIVITY 8
112 #define L1I_SETS 64
113 #define L1I_PARTITIONS 1
114 /* Size = LINE_SIZE*ASSOCIATIVITY*SETS*PARTITIONS = 32KiB */
115 #define L1I_DESCRIPTOR CPUID_2_L1I_32KB_8WAY_64B
116 /*FIXME: CPUID leaf 0x80000005 is inconsistent with leaves 2 & 4 */
117 #define L1I_LINES_PER_TAG 1
118 #define L1I_SIZE_KB_AMD 64
119 #define L1I_ASSOCIATIVITY_AMD 2
120
121 /* Level 2 unified cache: */
122 #define L2_LINE_SIZE 64
123 #define L2_ASSOCIATIVITY 16
124 #define L2_SETS 4096
125 #define L2_PARTITIONS 1
126 /* Size = LINE_SIZE*ASSOCIATIVITY*SETS*PARTITIONS = 4MiB */
127 /*FIXME: CPUID leaf 2 descriptor is inconsistent with CPUID leaf 4 */
128 #define L2_DESCRIPTOR CPUID_2_L2_2MB_8WAY_64B
129 /*FIXME: CPUID leaf 0x80000006 is inconsistent with leaves 2 & 4 */
130 #define L2_LINES_PER_TAG 1
131 #define L2_SIZE_KB_AMD 512
132
133 /* No L3 cache: */
134 #define L3_SIZE_KB 0 /* disabled */
135 #define L3_ASSOCIATIVITY 0 /* disabled */
136 #define L3_LINES_PER_TAG 0 /* disabled */
137 #define L3_LINE_SIZE 0 /* disabled */
138
139 /* TLB definitions: */
140
141 #define L1_DTLB_2M_ASSOC 1
142 #define L1_DTLB_2M_ENTRIES 255
143 #define L1_DTLB_4K_ASSOC 1
144 #define L1_DTLB_4K_ENTRIES 255
145
146 #define L1_ITLB_2M_ASSOC 1
147 #define L1_ITLB_2M_ENTRIES 255
148 #define L1_ITLB_4K_ASSOC 1
149 #define L1_ITLB_4K_ENTRIES 255
150
151 #define L2_DTLB_2M_ASSOC 0 /* disabled */
152 #define L2_DTLB_2M_ENTRIES 0 /* disabled */
153 #define L2_DTLB_4K_ASSOC 4
154 #define L2_DTLB_4K_ENTRIES 512
155
156 #define L2_ITLB_2M_ASSOC 0 /* disabled */
157 #define L2_ITLB_2M_ENTRIES 0 /* disabled */
158 #define L2_ITLB_4K_ASSOC 4
159 #define L2_ITLB_4K_ENTRIES 512
160
161
162
163 static void x86_cpu_vendor_words2str(char *dst, uint32_t vendor1,
164 uint32_t vendor2, uint32_t vendor3)
165 {
166 int i;
167 for (i = 0; i < 4; i++) {
168 dst[i] = vendor1 >> (8 * i);
169 dst[i + 4] = vendor2 >> (8 * i);
170 dst[i + 8] = vendor3 >> (8 * i);
171 }
172 dst[CPUID_VENDOR_SZ] = '\0';
173 }
174
175 /* feature flags taken from "Intel Processor Identification and the CPUID
176 * Instruction" and AMD's "CPUID Specification". In cases of disagreement
177 * between feature naming conventions, aliases may be added.
178 */
179 static const char *feature_name[] = {
180 "fpu", "vme", "de", "pse",
181 "tsc", "msr", "pae", "mce",
182 "cx8", "apic", NULL, "sep",
183 "mtrr", "pge", "mca", "cmov",
184 "pat", "pse36", "pn" /* Intel psn */, "clflush" /* Intel clfsh */,
185 NULL, "ds" /* Intel dts */, "acpi", "mmx",
186 "fxsr", "sse", "sse2", "ss",
187 "ht" /* Intel htt */, "tm", "ia64", "pbe",
188 };
189 static const char *ext_feature_name[] = {
190 "pni|sse3" /* Intel,AMD sse3 */, "pclmulqdq|pclmuldq", "dtes64", "monitor",
191 "ds_cpl", "vmx", "smx", "est",
192 "tm2", "ssse3", "cid", NULL,
193 "fma", "cx16", "xtpr", "pdcm",
194 NULL, "pcid", "dca", "sse4.1|sse4_1",
195 "sse4.2|sse4_2", "x2apic", "movbe", "popcnt",
196 "tsc-deadline", "aes", "xsave", "osxsave",
197 "avx", "f16c", "rdrand", "hypervisor",
198 };
199 /* Feature names that are already defined on feature_name[] but are set on
200 * CPUID[8000_0001].EDX on AMD CPUs don't have their names on
201 * ext2_feature_name[]. They are copied automatically to cpuid_ext2_features
202 * if and only if CPU vendor is AMD.
203 */
204 static const char *ext2_feature_name[] = {
205 NULL /* fpu */, NULL /* vme */, NULL /* de */, NULL /* pse */,
206 NULL /* tsc */, NULL /* msr */, NULL /* pae */, NULL /* mce */,
207 NULL /* cx8 */ /* AMD CMPXCHG8B */, NULL /* apic */, NULL, "syscall",
208 NULL /* mtrr */, NULL /* pge */, NULL /* mca */, NULL /* cmov */,
209 NULL /* pat */, NULL /* pse36 */, NULL, NULL /* Linux mp */,
210 "nx|xd", NULL, "mmxext", NULL /* mmx */,
211 NULL /* fxsr */, "fxsr_opt|ffxsr", "pdpe1gb" /* AMD Page1GB */, "rdtscp",
212 NULL, "lm|i64", "3dnowext", "3dnow",
213 };
214 static const char *ext3_feature_name[] = {
215 "lahf_lm" /* AMD LahfSahf */, "cmp_legacy", "svm", "extapic" /* AMD ExtApicSpace */,
216 "cr8legacy" /* AMD AltMovCr8 */, "abm", "sse4a", "misalignsse",
217 "3dnowprefetch", "osvw", "ibs", "xop",
218 "skinit", "wdt", NULL, "lwp",
219 "fma4", "tce", NULL, "nodeid_msr",
220 NULL, "tbm", "topoext", "perfctr_core",
221 "perfctr_nb", NULL, NULL, NULL,
222 NULL, NULL, NULL, NULL,
223 };
224
225 static const char *ext4_feature_name[] = {
226 NULL, NULL, "xstore", "xstore-en",
227 NULL, NULL, "xcrypt", "xcrypt-en",
228 "ace2", "ace2-en", "phe", "phe-en",
229 "pmm", "pmm-en", NULL, NULL,
230 NULL, NULL, NULL, NULL,
231 NULL, NULL, NULL, NULL,
232 NULL, NULL, NULL, NULL,
233 NULL, NULL, NULL, NULL,
234 };
235
236 static const char *kvm_feature_name[] = {
237 "kvmclock", "kvm_nopiodelay", "kvm_mmu", "kvmclock",
238 "kvm_asyncpf", "kvm_steal_time", "kvm_pv_eoi", "kvm_pv_unhalt",
239 NULL, NULL, NULL, NULL,
240 NULL, NULL, NULL, NULL,
241 NULL, NULL, NULL, NULL,
242 NULL, NULL, NULL, NULL,
243 "kvmclock-stable-bit", NULL, NULL, NULL,
244 NULL, NULL, NULL, NULL,
245 };
246
247 static const char *svm_feature_name[] = {
248 "npt", "lbrv", "svm_lock", "nrip_save",
249 "tsc_scale", "vmcb_clean", "flushbyasid", "decodeassists",
250 NULL, NULL, "pause_filter", NULL,
251 "pfthreshold", NULL, NULL, NULL,
252 NULL, NULL, NULL, NULL,
253 NULL, NULL, NULL, NULL,
254 NULL, NULL, NULL, NULL,
255 NULL, NULL, NULL, NULL,
256 };
257
258 static const char *cpuid_7_0_ebx_feature_name[] = {
259 "fsgsbase", "tsc_adjust", NULL, "bmi1", "hle", "avx2", NULL, "smep",
260 "bmi2", "erms", "invpcid", "rtm", NULL, NULL, "mpx", NULL,
261 "avx512f", NULL, "rdseed", "adx", "smap", NULL, NULL, NULL,
262 NULL, NULL, "avx512pf", "avx512er", "avx512cd", NULL, NULL, NULL,
263 };
264
265 static const char *cpuid_apm_edx_feature_name[] = {
266 NULL, NULL, NULL, NULL,
267 NULL, NULL, NULL, NULL,
268 "invtsc", NULL, NULL, NULL,
269 NULL, NULL, NULL, NULL,
270 NULL, NULL, NULL, NULL,
271 NULL, NULL, NULL, NULL,
272 NULL, NULL, NULL, NULL,
273 NULL, NULL, NULL, NULL,
274 };
275
276 static const char *cpuid_xsave_feature_name[] = {
277 "xsaveopt", "xsavec", "xgetbv1", "xsaves",
278 NULL, NULL, NULL, NULL,
279 NULL, NULL, NULL, NULL,
280 NULL, NULL, NULL, NULL,
281 NULL, NULL, NULL, NULL,
282 NULL, NULL, NULL, NULL,
283 NULL, NULL, NULL, NULL,
284 NULL, NULL, NULL, NULL,
285 };
286
287 #define I486_FEATURES (CPUID_FP87 | CPUID_VME | CPUID_PSE)
288 #define PENTIUM_FEATURES (I486_FEATURES | CPUID_DE | CPUID_TSC | \
289 CPUID_MSR | CPUID_MCE | CPUID_CX8 | CPUID_MMX | CPUID_APIC)
290 #define PENTIUM2_FEATURES (PENTIUM_FEATURES | CPUID_PAE | CPUID_SEP | \
291 CPUID_MTRR | CPUID_PGE | CPUID_MCA | CPUID_CMOV | CPUID_PAT | \
292 CPUID_PSE36 | CPUID_FXSR)
293 #define PENTIUM3_FEATURES (PENTIUM2_FEATURES | CPUID_SSE)
294 #define PPRO_FEATURES (CPUID_FP87 | CPUID_DE | CPUID_PSE | CPUID_TSC | \
295 CPUID_MSR | CPUID_MCE | CPUID_CX8 | CPUID_PGE | CPUID_CMOV | \
296 CPUID_PAT | CPUID_FXSR | CPUID_MMX | CPUID_SSE | CPUID_SSE2 | \
297 CPUID_PAE | CPUID_SEP | CPUID_APIC)
298
299 #define TCG_FEATURES (CPUID_FP87 | CPUID_PSE | CPUID_TSC | CPUID_MSR | \
300 CPUID_PAE | CPUID_MCE | CPUID_CX8 | CPUID_APIC | CPUID_SEP | \
301 CPUID_MTRR | CPUID_PGE | CPUID_MCA | CPUID_CMOV | CPUID_PAT | \
302 CPUID_PSE36 | CPUID_CLFLUSH | CPUID_ACPI | CPUID_MMX | \
303 CPUID_FXSR | CPUID_SSE | CPUID_SSE2 | CPUID_SS)
304 /* partly implemented:
305 CPUID_MTRR, CPUID_MCA, CPUID_CLFLUSH (needed for Win64) */
306 /* missing:
307 CPUID_VME, CPUID_DTS, CPUID_SS, CPUID_HT, CPUID_TM, CPUID_PBE */
308 #define TCG_EXT_FEATURES (CPUID_EXT_SSE3 | CPUID_EXT_PCLMULQDQ | \
309 CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 | CPUID_EXT_CX16 | \
310 CPUID_EXT_SSE41 | CPUID_EXT_SSE42 | CPUID_EXT_POPCNT | \
311 CPUID_EXT_MOVBE | CPUID_EXT_AES | CPUID_EXT_HYPERVISOR)
312 /* missing:
313 CPUID_EXT_DTES64, CPUID_EXT_DSCPL, CPUID_EXT_VMX, CPUID_EXT_SMX,
314 CPUID_EXT_EST, CPUID_EXT_TM2, CPUID_EXT_CID, CPUID_EXT_FMA,
315 CPUID_EXT_XTPR, CPUID_EXT_PDCM, CPUID_EXT_PCID, CPUID_EXT_DCA,
316 CPUID_EXT_X2APIC, CPUID_EXT_TSC_DEADLINE_TIMER, CPUID_EXT_XSAVE,
317 CPUID_EXT_OSXSAVE, CPUID_EXT_AVX, CPUID_EXT_F16C,
318 CPUID_EXT_RDRAND */
319
320 #ifdef TARGET_X86_64
321 #define TCG_EXT2_X86_64_FEATURES (CPUID_EXT2_SYSCALL | CPUID_EXT2_LM)
322 #else
323 #define TCG_EXT2_X86_64_FEATURES 0
324 #endif
325
326 #define TCG_EXT2_FEATURES ((TCG_FEATURES & CPUID_EXT2_AMD_ALIASES) | \
327 CPUID_EXT2_NX | CPUID_EXT2_MMXEXT | CPUID_EXT2_RDTSCP | \
328 CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT | CPUID_EXT2_PDPE1GB | \
329 TCG_EXT2_X86_64_FEATURES)
330 #define TCG_EXT3_FEATURES (CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM | \
331 CPUID_EXT3_CR8LEG | CPUID_EXT3_ABM | CPUID_EXT3_SSE4A)
332 #define TCG_EXT4_FEATURES 0
333 #define TCG_SVM_FEATURES 0
334 #define TCG_KVM_FEATURES 0
335 #define TCG_7_0_EBX_FEATURES (CPUID_7_0_EBX_SMEP | CPUID_7_0_EBX_SMAP | \
336 CPUID_7_0_EBX_BMI1 | CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ADX)
337 /* missing:
338 CPUID_7_0_EBX_FSGSBASE, CPUID_7_0_EBX_HLE, CPUID_7_0_EBX_AVX2,
339 CPUID_7_0_EBX_ERMS, CPUID_7_0_EBX_INVPCID, CPUID_7_0_EBX_RTM,
340 CPUID_7_0_EBX_RDSEED */
341 #define TCG_APM_FEATURES 0
342
343
344 typedef struct FeatureWordInfo {
345 const char **feat_names;
346 uint32_t cpuid_eax; /* Input EAX for CPUID */
347 bool cpuid_needs_ecx; /* CPUID instruction uses ECX as input */
348 uint32_t cpuid_ecx; /* Input ECX value for CPUID */
349 int cpuid_reg; /* output register (R_* constant) */
350 uint32_t tcg_features; /* Feature flags supported by TCG */
351 uint32_t unmigratable_flags; /* Feature flags known to be unmigratable */
352 } FeatureWordInfo;
353
354 static FeatureWordInfo feature_word_info[FEATURE_WORDS] = {
355 [FEAT_1_EDX] = {
356 .feat_names = feature_name,
357 .cpuid_eax = 1, .cpuid_reg = R_EDX,
358 .tcg_features = TCG_FEATURES,
359 },
360 [FEAT_1_ECX] = {
361 .feat_names = ext_feature_name,
362 .cpuid_eax = 1, .cpuid_reg = R_ECX,
363 .tcg_features = TCG_EXT_FEATURES,
364 },
365 [FEAT_8000_0001_EDX] = {
366 .feat_names = ext2_feature_name,
367 .cpuid_eax = 0x80000001, .cpuid_reg = R_EDX,
368 .tcg_features = TCG_EXT2_FEATURES,
369 },
370 [FEAT_8000_0001_ECX] = {
371 .feat_names = ext3_feature_name,
372 .cpuid_eax = 0x80000001, .cpuid_reg = R_ECX,
373 .tcg_features = TCG_EXT3_FEATURES,
374 },
375 [FEAT_C000_0001_EDX] = {
376 .feat_names = ext4_feature_name,
377 .cpuid_eax = 0xC0000001, .cpuid_reg = R_EDX,
378 .tcg_features = TCG_EXT4_FEATURES,
379 },
380 [FEAT_KVM] = {
381 .feat_names = kvm_feature_name,
382 .cpuid_eax = KVM_CPUID_FEATURES, .cpuid_reg = R_EAX,
383 .tcg_features = TCG_KVM_FEATURES,
384 },
385 [FEAT_SVM] = {
386 .feat_names = svm_feature_name,
387 .cpuid_eax = 0x8000000A, .cpuid_reg = R_EDX,
388 .tcg_features = TCG_SVM_FEATURES,
389 },
390 [FEAT_7_0_EBX] = {
391 .feat_names = cpuid_7_0_ebx_feature_name,
392 .cpuid_eax = 7,
393 .cpuid_needs_ecx = true, .cpuid_ecx = 0,
394 .cpuid_reg = R_EBX,
395 .tcg_features = TCG_7_0_EBX_FEATURES,
396 },
397 [FEAT_8000_0007_EDX] = {
398 .feat_names = cpuid_apm_edx_feature_name,
399 .cpuid_eax = 0x80000007,
400 .cpuid_reg = R_EDX,
401 .tcg_features = TCG_APM_FEATURES,
402 .unmigratable_flags = CPUID_APM_INVTSC,
403 },
404 [FEAT_XSAVE] = {
405 .feat_names = cpuid_xsave_feature_name,
406 .cpuid_eax = 0xd,
407 .cpuid_needs_ecx = true, .cpuid_ecx = 1,
408 .cpuid_reg = R_EAX,
409 .tcg_features = 0,
410 },
411 };
412
413 typedef struct X86RegisterInfo32 {
414 /* Name of register */
415 const char *name;
416 /* QAPI enum value register */
417 X86CPURegister32 qapi_enum;
418 } X86RegisterInfo32;
419
420 #define REGISTER(reg) \
421 [R_##reg] = { .name = #reg, .qapi_enum = X86_CPU_REGISTER32_##reg }
422 static const X86RegisterInfo32 x86_reg_info_32[CPU_NB_REGS32] = {
423 REGISTER(EAX),
424 REGISTER(ECX),
425 REGISTER(EDX),
426 REGISTER(EBX),
427 REGISTER(ESP),
428 REGISTER(EBP),
429 REGISTER(ESI),
430 REGISTER(EDI),
431 };
432 #undef REGISTER
433
434 typedef struct ExtSaveArea {
435 uint32_t feature, bits;
436 uint32_t offset, size;
437 } ExtSaveArea;
438
439 static const ExtSaveArea ext_save_areas[] = {
440 [2] = { .feature = FEAT_1_ECX, .bits = CPUID_EXT_AVX,
441 .offset = 0x240, .size = 0x100 },
442 [3] = { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_MPX,
443 .offset = 0x3c0, .size = 0x40 },
444 [4] = { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_MPX,
445 .offset = 0x400, .size = 0x40 },
446 [5] = { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_AVX512F,
447 .offset = 0x440, .size = 0x40 },
448 [6] = { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_AVX512F,
449 .offset = 0x480, .size = 0x200 },
450 [7] = { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_AVX512F,
451 .offset = 0x680, .size = 0x400 },
452 };
453
454 const char *get_register_name_32(unsigned int reg)
455 {
456 if (reg >= CPU_NB_REGS32) {
457 return NULL;
458 }
459 return x86_reg_info_32[reg].name;
460 }
461
462 /* KVM-specific features that are automatically added to all CPU models
463 * when KVM is enabled.
464 */
465 static uint32_t kvm_default_features[FEATURE_WORDS] = {
466 [FEAT_KVM] = (1 << KVM_FEATURE_CLOCKSOURCE) |
467 (1 << KVM_FEATURE_NOP_IO_DELAY) |
468 (1 << KVM_FEATURE_CLOCKSOURCE2) |
469 (1 << KVM_FEATURE_ASYNC_PF) |
470 (1 << KVM_FEATURE_STEAL_TIME) |
471 (1 << KVM_FEATURE_PV_EOI) |
472 (1 << KVM_FEATURE_CLOCKSOURCE_STABLE_BIT),
473 [FEAT_1_ECX] = CPUID_EXT_X2APIC,
474 };
475
476 /* Features that are not added by default to any CPU model when KVM is enabled.
477 */
478 static uint32_t kvm_default_unset_features[FEATURE_WORDS] = {
479 [FEAT_1_EDX] = CPUID_ACPI,
480 [FEAT_1_ECX] = CPUID_EXT_MONITOR,
481 [FEAT_8000_0001_ECX] = CPUID_EXT3_SVM,
482 };
483
484 void x86_cpu_compat_kvm_no_autoenable(FeatureWord w, uint32_t features)
485 {
486 kvm_default_features[w] &= ~features;
487 }
488
489 void x86_cpu_compat_kvm_no_autodisable(FeatureWord w, uint32_t features)
490 {
491 kvm_default_unset_features[w] &= ~features;
492 }
493
494 /*
495 * Returns the set of feature flags that are supported and migratable by
496 * QEMU, for a given FeatureWord.
497 */
498 static uint32_t x86_cpu_get_migratable_flags(FeatureWord w)
499 {
500 FeatureWordInfo *wi = &feature_word_info[w];
501 uint32_t r = 0;
502 int i;
503
504 for (i = 0; i < 32; i++) {
505 uint32_t f = 1U << i;
506 /* If the feature name is unknown, it is not supported by QEMU yet */
507 if (!wi->feat_names[i]) {
508 continue;
509 }
510 /* Skip features known to QEMU, but explicitly marked as unmigratable */
511 if (wi->unmigratable_flags & f) {
512 continue;
513 }
514 r |= f;
515 }
516 return r;
517 }
518
519 void host_cpuid(uint32_t function, uint32_t count,
520 uint32_t *eax, uint32_t *ebx, uint32_t *ecx, uint32_t *edx)
521 {
522 uint32_t vec[4];
523
524 #ifdef __x86_64__
525 asm volatile("cpuid"
526 : "=a"(vec[0]), "=b"(vec[1]),
527 "=c"(vec[2]), "=d"(vec[3])
528 : "0"(function), "c"(count) : "cc");
529 #elif defined(__i386__)
530 asm volatile("pusha \n\t"
531 "cpuid \n\t"
532 "mov %%eax, 0(%2) \n\t"
533 "mov %%ebx, 4(%2) \n\t"
534 "mov %%ecx, 8(%2) \n\t"
535 "mov %%edx, 12(%2) \n\t"
536 "popa"
537 : : "a"(function), "c"(count), "S"(vec)
538 : "memory", "cc");
539 #else
540 abort();
541 #endif
542
543 if (eax)
544 *eax = vec[0];
545 if (ebx)
546 *ebx = vec[1];
547 if (ecx)
548 *ecx = vec[2];
549 if (edx)
550 *edx = vec[3];
551 }
552
553 #define iswhite(c) ((c) && ((c) <= ' ' || '~' < (c)))
554
555 /* general substring compare of *[s1..e1) and *[s2..e2). sx is start of
556 * a substring. ex if !NULL points to the first char after a substring,
557 * otherwise the string is assumed to sized by a terminating nul.
558 * Return lexical ordering of *s1:*s2.
559 */
560 static int sstrcmp(const char *s1, const char *e1,
561 const char *s2, const char *e2)
562 {
563 for (;;) {
564 if (!*s1 || !*s2 || *s1 != *s2)
565 return (*s1 - *s2);
566 ++s1, ++s2;
567 if (s1 == e1 && s2 == e2)
568 return (0);
569 else if (s1 == e1)
570 return (*s2);
571 else if (s2 == e2)
572 return (*s1);
573 }
574 }
575
576 /* compare *[s..e) to *altstr. *altstr may be a simple string or multiple
577 * '|' delimited (possibly empty) strings in which case search for a match
578 * within the alternatives proceeds left to right. Return 0 for success,
579 * non-zero otherwise.
580 */
581 static int altcmp(const char *s, const char *e, const char *altstr)
582 {
583 const char *p, *q;
584
585 for (q = p = altstr; ; ) {
586 while (*p && *p != '|')
587 ++p;
588 if ((q == p && !*s) || (q != p && !sstrcmp(s, e, q, p)))
589 return (0);
590 if (!*p)
591 return (1);
592 else
593 q = ++p;
594 }
595 }
596
597 /* search featureset for flag *[s..e), if found set corresponding bit in
598 * *pval and return true, otherwise return false
599 */
600 static bool lookup_feature(uint32_t *pval, const char *s, const char *e,
601 const char **featureset)
602 {
603 uint32_t mask;
604 const char **ppc;
605 bool found = false;
606
607 for (mask = 1, ppc = featureset; mask; mask <<= 1, ++ppc) {
608 if (*ppc && !altcmp(s, e, *ppc)) {
609 *pval |= mask;
610 found = true;
611 }
612 }
613 return found;
614 }
615
616 static void add_flagname_to_bitmaps(const char *flagname,
617 FeatureWordArray words,
618 Error **errp)
619 {
620 FeatureWord w;
621 for (w = 0; w < FEATURE_WORDS; w++) {
622 FeatureWordInfo *wi = &feature_word_info[w];
623 if (wi->feat_names &&
624 lookup_feature(&words[w], flagname, NULL, wi->feat_names)) {
625 break;
626 }
627 }
628 if (w == FEATURE_WORDS) {
629 error_setg(errp, "CPU feature %s not found", flagname);
630 }
631 }
632
633 /* CPU class name definitions: */
634
635 #define X86_CPU_TYPE_SUFFIX "-" TYPE_X86_CPU
636 #define X86_CPU_TYPE_NAME(name) (name X86_CPU_TYPE_SUFFIX)
637
638 /* Return type name for a given CPU model name
639 * Caller is responsible for freeing the returned string.
640 */
641 static char *x86_cpu_type_name(const char *model_name)
642 {
643 return g_strdup_printf(X86_CPU_TYPE_NAME("%s"), model_name);
644 }
645
646 static ObjectClass *x86_cpu_class_by_name(const char *cpu_model)
647 {
648 ObjectClass *oc;
649 char *typename;
650
651 if (cpu_model == NULL) {
652 return NULL;
653 }
654
655 typename = x86_cpu_type_name(cpu_model);
656 oc = object_class_by_name(typename);
657 g_free(typename);
658 return oc;
659 }
660
661 struct X86CPUDefinition {
662 const char *name;
663 uint32_t level;
664 uint32_t xlevel;
665 uint32_t xlevel2;
666 /* vendor is zero-terminated, 12 character ASCII string */
667 char vendor[CPUID_VENDOR_SZ + 1];
668 int family;
669 int model;
670 int stepping;
671 FeatureWordArray features;
672 char model_id[48];
673 bool cache_info_passthrough;
674 };
675
676 static X86CPUDefinition builtin_x86_defs[] = {
677 {
678 .name = "qemu64",
679 .level = 4,
680 .vendor = CPUID_VENDOR_AMD,
681 .family = 6,
682 .model = 6,
683 .stepping = 3,
684 .features[FEAT_1_EDX] =
685 PPRO_FEATURES |
686 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
687 CPUID_PSE36,
688 .features[FEAT_1_ECX] =
689 CPUID_EXT_SSE3 | CPUID_EXT_CX16 | CPUID_EXT_POPCNT,
690 .features[FEAT_8000_0001_EDX] =
691 (PPRO_FEATURES & CPUID_EXT2_AMD_ALIASES) |
692 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
693 .features[FEAT_8000_0001_ECX] =
694 CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM |
695 CPUID_EXT3_ABM | CPUID_EXT3_SSE4A,
696 .xlevel = 0x8000000A,
697 },
698 {
699 .name = "phenom",
700 .level = 5,
701 .vendor = CPUID_VENDOR_AMD,
702 .family = 16,
703 .model = 2,
704 .stepping = 3,
705 /* Missing: CPUID_HT */
706 .features[FEAT_1_EDX] =
707 PPRO_FEATURES |
708 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
709 CPUID_PSE36 | CPUID_VME,
710 .features[FEAT_1_ECX] =
711 CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_CX16 |
712 CPUID_EXT_POPCNT,
713 .features[FEAT_8000_0001_EDX] =
714 (PPRO_FEATURES & CPUID_EXT2_AMD_ALIASES) |
715 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX |
716 CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT | CPUID_EXT2_MMXEXT |
717 CPUID_EXT2_FFXSR | CPUID_EXT2_PDPE1GB | CPUID_EXT2_RDTSCP,
718 /* Missing: CPUID_EXT3_CMP_LEG, CPUID_EXT3_EXTAPIC,
719 CPUID_EXT3_CR8LEG,
720 CPUID_EXT3_MISALIGNSSE, CPUID_EXT3_3DNOWPREFETCH,
721 CPUID_EXT3_OSVW, CPUID_EXT3_IBS */
722 .features[FEAT_8000_0001_ECX] =
723 CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM |
724 CPUID_EXT3_ABM | CPUID_EXT3_SSE4A,
725 /* Missing: CPUID_SVM_LBRV */
726 .features[FEAT_SVM] =
727 CPUID_SVM_NPT,
728 .xlevel = 0x8000001A,
729 .model_id = "AMD Phenom(tm) 9550 Quad-Core Processor"
730 },
731 {
732 .name = "core2duo",
733 .level = 10,
734 .vendor = CPUID_VENDOR_INTEL,
735 .family = 6,
736 .model = 15,
737 .stepping = 11,
738 /* Missing: CPUID_DTS, CPUID_HT, CPUID_TM, CPUID_PBE */
739 .features[FEAT_1_EDX] =
740 PPRO_FEATURES |
741 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
742 CPUID_PSE36 | CPUID_VME | CPUID_ACPI | CPUID_SS,
743 /* Missing: CPUID_EXT_DTES64, CPUID_EXT_DSCPL, CPUID_EXT_EST,
744 * CPUID_EXT_TM2, CPUID_EXT_XTPR, CPUID_EXT_PDCM, CPUID_EXT_VMX */
745 .features[FEAT_1_ECX] =
746 CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 |
747 CPUID_EXT_CX16,
748 .features[FEAT_8000_0001_EDX] =
749 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
750 .features[FEAT_8000_0001_ECX] =
751 CPUID_EXT3_LAHF_LM,
752 .xlevel = 0x80000008,
753 .model_id = "Intel(R) Core(TM)2 Duo CPU T7700 @ 2.40GHz",
754 },
755 {
756 .name = "kvm64",
757 .level = 5,
758 .vendor = CPUID_VENDOR_INTEL,
759 .family = 15,
760 .model = 6,
761 .stepping = 1,
762 /* Missing: CPUID_HT */
763 .features[FEAT_1_EDX] =
764 PPRO_FEATURES | CPUID_VME |
765 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
766 CPUID_PSE36,
767 /* Missing: CPUID_EXT_POPCNT, CPUID_EXT_MONITOR */
768 .features[FEAT_1_ECX] =
769 CPUID_EXT_SSE3 | CPUID_EXT_CX16,
770 /* Missing: CPUID_EXT2_PDPE1GB, CPUID_EXT2_RDTSCP */
771 .features[FEAT_8000_0001_EDX] =
772 (PPRO_FEATURES & CPUID_EXT2_AMD_ALIASES) |
773 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
774 /* Missing: CPUID_EXT3_LAHF_LM, CPUID_EXT3_CMP_LEG, CPUID_EXT3_EXTAPIC,
775 CPUID_EXT3_CR8LEG, CPUID_EXT3_ABM, CPUID_EXT3_SSE4A,
776 CPUID_EXT3_MISALIGNSSE, CPUID_EXT3_3DNOWPREFETCH,
777 CPUID_EXT3_OSVW, CPUID_EXT3_IBS, CPUID_EXT3_SVM */
778 .features[FEAT_8000_0001_ECX] =
779 0,
780 .xlevel = 0x80000008,
781 .model_id = "Common KVM processor"
782 },
783 {
784 .name = "qemu32",
785 .level = 4,
786 .vendor = CPUID_VENDOR_INTEL,
787 .family = 6,
788 .model = 6,
789 .stepping = 3,
790 .features[FEAT_1_EDX] =
791 PPRO_FEATURES,
792 .features[FEAT_1_ECX] =
793 CPUID_EXT_SSE3 | CPUID_EXT_POPCNT,
794 .xlevel = 0x80000004,
795 },
796 {
797 .name = "kvm32",
798 .level = 5,
799 .vendor = CPUID_VENDOR_INTEL,
800 .family = 15,
801 .model = 6,
802 .stepping = 1,
803 .features[FEAT_1_EDX] =
804 PPRO_FEATURES | CPUID_VME |
805 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_PSE36,
806 .features[FEAT_1_ECX] =
807 CPUID_EXT_SSE3,
808 .features[FEAT_8000_0001_EDX] =
809 PPRO_FEATURES & CPUID_EXT2_AMD_ALIASES,
810 .features[FEAT_8000_0001_ECX] =
811 0,
812 .xlevel = 0x80000008,
813 .model_id = "Common 32-bit KVM processor"
814 },
815 {
816 .name = "coreduo",
817 .level = 10,
818 .vendor = CPUID_VENDOR_INTEL,
819 .family = 6,
820 .model = 14,
821 .stepping = 8,
822 /* Missing: CPUID_DTS, CPUID_HT, CPUID_TM, CPUID_PBE */
823 .features[FEAT_1_EDX] =
824 PPRO_FEATURES | CPUID_VME |
825 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_ACPI |
826 CPUID_SS,
827 /* Missing: CPUID_EXT_EST, CPUID_EXT_TM2 , CPUID_EXT_XTPR,
828 * CPUID_EXT_PDCM, CPUID_EXT_VMX */
829 .features[FEAT_1_ECX] =
830 CPUID_EXT_SSE3 | CPUID_EXT_MONITOR,
831 .features[FEAT_8000_0001_EDX] =
832 CPUID_EXT2_NX,
833 .xlevel = 0x80000008,
834 .model_id = "Genuine Intel(R) CPU T2600 @ 2.16GHz",
835 },
836 {
837 .name = "486",
838 .level = 1,
839 .vendor = CPUID_VENDOR_INTEL,
840 .family = 4,
841 .model = 8,
842 .stepping = 0,
843 .features[FEAT_1_EDX] =
844 I486_FEATURES,
845 .xlevel = 0,
846 },
847 {
848 .name = "pentium",
849 .level = 1,
850 .vendor = CPUID_VENDOR_INTEL,
851 .family = 5,
852 .model = 4,
853 .stepping = 3,
854 .features[FEAT_1_EDX] =
855 PENTIUM_FEATURES,
856 .xlevel = 0,
857 },
858 {
859 .name = "pentium2",
860 .level = 2,
861 .vendor = CPUID_VENDOR_INTEL,
862 .family = 6,
863 .model = 5,
864 .stepping = 2,
865 .features[FEAT_1_EDX] =
866 PENTIUM2_FEATURES,
867 .xlevel = 0,
868 },
869 {
870 .name = "pentium3",
871 .level = 2,
872 .vendor = CPUID_VENDOR_INTEL,
873 .family = 6,
874 .model = 7,
875 .stepping = 3,
876 .features[FEAT_1_EDX] =
877 PENTIUM3_FEATURES,
878 .xlevel = 0,
879 },
880 {
881 .name = "athlon",
882 .level = 2,
883 .vendor = CPUID_VENDOR_AMD,
884 .family = 6,
885 .model = 2,
886 .stepping = 3,
887 .features[FEAT_1_EDX] =
888 PPRO_FEATURES | CPUID_PSE36 | CPUID_VME | CPUID_MTRR |
889 CPUID_MCA,
890 .features[FEAT_8000_0001_EDX] =
891 (PPRO_FEATURES & CPUID_EXT2_AMD_ALIASES) |
892 CPUID_EXT2_MMXEXT | CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT,
893 .xlevel = 0x80000008,
894 },
895 {
896 .name = "n270",
897 /* original is on level 10 */
898 .level = 5,
899 .vendor = CPUID_VENDOR_INTEL,
900 .family = 6,
901 .model = 28,
902 .stepping = 2,
903 /* Missing: CPUID_DTS, CPUID_HT, CPUID_TM, CPUID_PBE */
904 .features[FEAT_1_EDX] =
905 PPRO_FEATURES |
906 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_VME |
907 CPUID_ACPI | CPUID_SS,
908 /* Some CPUs got no CPUID_SEP */
909 /* Missing: CPUID_EXT_DSCPL, CPUID_EXT_EST, CPUID_EXT_TM2,
910 * CPUID_EXT_XTPR */
911 .features[FEAT_1_ECX] =
912 CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 |
913 CPUID_EXT_MOVBE,
914 .features[FEAT_8000_0001_EDX] =
915 (PPRO_FEATURES & CPUID_EXT2_AMD_ALIASES) |
916 CPUID_EXT2_NX,
917 .features[FEAT_8000_0001_ECX] =
918 CPUID_EXT3_LAHF_LM,
919 .xlevel = 0x8000000A,
920 .model_id = "Intel(R) Atom(TM) CPU N270 @ 1.60GHz",
921 },
922 {
923 .name = "Conroe",
924 .level = 4,
925 .vendor = CPUID_VENDOR_INTEL,
926 .family = 6,
927 .model = 15,
928 .stepping = 3,
929 .features[FEAT_1_EDX] =
930 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
931 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
932 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
933 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
934 CPUID_DE | CPUID_FP87,
935 .features[FEAT_1_ECX] =
936 CPUID_EXT_SSSE3 | CPUID_EXT_SSE3,
937 .features[FEAT_8000_0001_EDX] =
938 CPUID_EXT2_LM | CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
939 .features[FEAT_8000_0001_ECX] =
940 CPUID_EXT3_LAHF_LM,
941 .xlevel = 0x8000000A,
942 .model_id = "Intel Celeron_4x0 (Conroe/Merom Class Core 2)",
943 },
944 {
945 .name = "Penryn",
946 .level = 4,
947 .vendor = CPUID_VENDOR_INTEL,
948 .family = 6,
949 .model = 23,
950 .stepping = 3,
951 .features[FEAT_1_EDX] =
952 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
953 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
954 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
955 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
956 CPUID_DE | CPUID_FP87,
957 .features[FEAT_1_ECX] =
958 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
959 CPUID_EXT_SSE3,
960 .features[FEAT_8000_0001_EDX] =
961 CPUID_EXT2_LM | CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
962 .features[FEAT_8000_0001_ECX] =
963 CPUID_EXT3_LAHF_LM,
964 .xlevel = 0x8000000A,
965 .model_id = "Intel Core 2 Duo P9xxx (Penryn Class Core 2)",
966 },
967 {
968 .name = "Nehalem",
969 .level = 4,
970 .vendor = CPUID_VENDOR_INTEL,
971 .family = 6,
972 .model = 26,
973 .stepping = 3,
974 .features[FEAT_1_EDX] =
975 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
976 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
977 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
978 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
979 CPUID_DE | CPUID_FP87,
980 .features[FEAT_1_ECX] =
981 CPUID_EXT_POPCNT | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
982 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_SSE3,
983 .features[FEAT_8000_0001_EDX] =
984 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
985 .features[FEAT_8000_0001_ECX] =
986 CPUID_EXT3_LAHF_LM,
987 .xlevel = 0x8000000A,
988 .model_id = "Intel Core i7 9xx (Nehalem Class Core i7)",
989 },
990 {
991 .name = "Westmere",
992 .level = 11,
993 .vendor = CPUID_VENDOR_INTEL,
994 .family = 6,
995 .model = 44,
996 .stepping = 1,
997 .features[FEAT_1_EDX] =
998 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
999 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1000 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1001 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1002 CPUID_DE | CPUID_FP87,
1003 .features[FEAT_1_ECX] =
1004 CPUID_EXT_AES | CPUID_EXT_POPCNT | CPUID_EXT_SSE42 |
1005 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1006 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3,
1007 .features[FEAT_8000_0001_EDX] =
1008 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
1009 .features[FEAT_8000_0001_ECX] =
1010 CPUID_EXT3_LAHF_LM,
1011 .xlevel = 0x8000000A,
1012 .model_id = "Westmere E56xx/L56xx/X56xx (Nehalem-C)",
1013 },
1014 {
1015 .name = "SandyBridge",
1016 .level = 0xd,
1017 .vendor = CPUID_VENDOR_INTEL,
1018 .family = 6,
1019 .model = 42,
1020 .stepping = 1,
1021 .features[FEAT_1_EDX] =
1022 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1023 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1024 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1025 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1026 CPUID_DE | CPUID_FP87,
1027 .features[FEAT_1_ECX] =
1028 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1029 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_POPCNT |
1030 CPUID_EXT_X2APIC | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
1031 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ |
1032 CPUID_EXT_SSE3,
1033 .features[FEAT_8000_0001_EDX] =
1034 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1035 CPUID_EXT2_SYSCALL,
1036 .features[FEAT_8000_0001_ECX] =
1037 CPUID_EXT3_LAHF_LM,
1038 .features[FEAT_XSAVE] =
1039 CPUID_XSAVE_XSAVEOPT,
1040 .xlevel = 0x8000000A,
1041 .model_id = "Intel Xeon E312xx (Sandy Bridge)",
1042 },
1043 {
1044 .name = "IvyBridge",
1045 .level = 0xd,
1046 .vendor = CPUID_VENDOR_INTEL,
1047 .family = 6,
1048 .model = 58,
1049 .stepping = 9,
1050 .features[FEAT_1_EDX] =
1051 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1052 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1053 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1054 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1055 CPUID_DE | CPUID_FP87,
1056 .features[FEAT_1_ECX] =
1057 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1058 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_POPCNT |
1059 CPUID_EXT_X2APIC | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
1060 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ |
1061 CPUID_EXT_SSE3 | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
1062 .features[FEAT_7_0_EBX] =
1063 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_SMEP |
1064 CPUID_7_0_EBX_ERMS,
1065 .features[FEAT_8000_0001_EDX] =
1066 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1067 CPUID_EXT2_SYSCALL,
1068 .features[FEAT_8000_0001_ECX] =
1069 CPUID_EXT3_LAHF_LM,
1070 .features[FEAT_XSAVE] =
1071 CPUID_XSAVE_XSAVEOPT,
1072 .xlevel = 0x8000000A,
1073 .model_id = "Intel Xeon E3-12xx v2 (Ivy Bridge)",
1074 },
1075 {
1076 .name = "Haswell",
1077 .level = 0xd,
1078 .vendor = CPUID_VENDOR_INTEL,
1079 .family = 6,
1080 .model = 60,
1081 .stepping = 1,
1082 .features[FEAT_1_EDX] =
1083 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1084 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1085 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1086 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1087 CPUID_DE | CPUID_FP87,
1088 .features[FEAT_1_ECX] =
1089 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1090 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
1091 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1092 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
1093 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
1094 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
1095 .features[FEAT_8000_0001_EDX] =
1096 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1097 CPUID_EXT2_SYSCALL,
1098 .features[FEAT_8000_0001_ECX] =
1099 CPUID_EXT3_LAHF_LM,
1100 .features[FEAT_7_0_EBX] =
1101 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
1102 CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
1103 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID,
1104 .features[FEAT_XSAVE] =
1105 CPUID_XSAVE_XSAVEOPT,
1106 .xlevel = 0x8000000A,
1107 .model_id = "Intel Core Processor (Haswell)",
1108 },
1109 {
1110 .name = "Broadwell",
1111 .level = 0xd,
1112 .vendor = CPUID_VENDOR_INTEL,
1113 .family = 6,
1114 .model = 61,
1115 .stepping = 2,
1116 .features[FEAT_1_EDX] =
1117 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1118 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1119 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1120 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1121 CPUID_DE | CPUID_FP87,
1122 .features[FEAT_1_ECX] =
1123 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1124 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
1125 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1126 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
1127 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
1128 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
1129 .features[FEAT_8000_0001_EDX] =
1130 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1131 CPUID_EXT2_SYSCALL,
1132 .features[FEAT_8000_0001_ECX] =
1133 CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
1134 .features[FEAT_7_0_EBX] =
1135 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
1136 CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
1137 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
1138 CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
1139 CPUID_7_0_EBX_SMAP,
1140 .features[FEAT_XSAVE] =
1141 CPUID_XSAVE_XSAVEOPT,
1142 .xlevel = 0x8000000A,
1143 .model_id = "Intel Core Processor (Broadwell)",
1144 },
1145 {
1146 .name = "Opteron_G1",
1147 .level = 5,
1148 .vendor = CPUID_VENDOR_AMD,
1149 .family = 15,
1150 .model = 6,
1151 .stepping = 1,
1152 .features[FEAT_1_EDX] =
1153 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1154 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1155 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1156 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1157 CPUID_DE | CPUID_FP87,
1158 .features[FEAT_1_ECX] =
1159 CPUID_EXT_SSE3,
1160 .features[FEAT_8000_0001_EDX] =
1161 CPUID_EXT2_LM | CPUID_EXT2_FXSR | CPUID_EXT2_MMX |
1162 CPUID_EXT2_NX | CPUID_EXT2_PSE36 | CPUID_EXT2_PAT |
1163 CPUID_EXT2_CMOV | CPUID_EXT2_MCA | CPUID_EXT2_PGE |
1164 CPUID_EXT2_MTRR | CPUID_EXT2_SYSCALL | CPUID_EXT2_APIC |
1165 CPUID_EXT2_CX8 | CPUID_EXT2_MCE | CPUID_EXT2_PAE | CPUID_EXT2_MSR |
1166 CPUID_EXT2_TSC | CPUID_EXT2_PSE | CPUID_EXT2_DE | CPUID_EXT2_FPU,
1167 .xlevel = 0x80000008,
1168 .model_id = "AMD Opteron 240 (Gen 1 Class Opteron)",
1169 },
1170 {
1171 .name = "Opteron_G2",
1172 .level = 5,
1173 .vendor = CPUID_VENDOR_AMD,
1174 .family = 15,
1175 .model = 6,
1176 .stepping = 1,
1177 .features[FEAT_1_EDX] =
1178 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1179 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1180 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1181 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1182 CPUID_DE | CPUID_FP87,
1183 .features[FEAT_1_ECX] =
1184 CPUID_EXT_CX16 | CPUID_EXT_SSE3,
1185 .features[FEAT_8000_0001_EDX] =
1186 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_FXSR |
1187 CPUID_EXT2_MMX | CPUID_EXT2_NX | CPUID_EXT2_PSE36 |
1188 CPUID_EXT2_PAT | CPUID_EXT2_CMOV | CPUID_EXT2_MCA |
1189 CPUID_EXT2_PGE | CPUID_EXT2_MTRR | CPUID_EXT2_SYSCALL |
1190 CPUID_EXT2_APIC | CPUID_EXT2_CX8 | CPUID_EXT2_MCE |
1191 CPUID_EXT2_PAE | CPUID_EXT2_MSR | CPUID_EXT2_TSC | CPUID_EXT2_PSE |
1192 CPUID_EXT2_DE | CPUID_EXT2_FPU,
1193 .features[FEAT_8000_0001_ECX] =
1194 CPUID_EXT3_SVM | CPUID_EXT3_LAHF_LM,
1195 .xlevel = 0x80000008,
1196 .model_id = "AMD Opteron 22xx (Gen 2 Class Opteron)",
1197 },
1198 {
1199 .name = "Opteron_G3",
1200 .level = 5,
1201 .vendor = CPUID_VENDOR_AMD,
1202 .family = 15,
1203 .model = 6,
1204 .stepping = 1,
1205 .features[FEAT_1_EDX] =
1206 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1207 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1208 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1209 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1210 CPUID_DE | CPUID_FP87,
1211 .features[FEAT_1_ECX] =
1212 CPUID_EXT_POPCNT | CPUID_EXT_CX16 | CPUID_EXT_MONITOR |
1213 CPUID_EXT_SSE3,
1214 .features[FEAT_8000_0001_EDX] =
1215 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_FXSR |
1216 CPUID_EXT2_MMX | CPUID_EXT2_NX | CPUID_EXT2_PSE36 |
1217 CPUID_EXT2_PAT | CPUID_EXT2_CMOV | CPUID_EXT2_MCA |
1218 CPUID_EXT2_PGE | CPUID_EXT2_MTRR | CPUID_EXT2_SYSCALL |
1219 CPUID_EXT2_APIC | CPUID_EXT2_CX8 | CPUID_EXT2_MCE |
1220 CPUID_EXT2_PAE | CPUID_EXT2_MSR | CPUID_EXT2_TSC | CPUID_EXT2_PSE |
1221 CPUID_EXT2_DE | CPUID_EXT2_FPU,
1222 .features[FEAT_8000_0001_ECX] =
1223 CPUID_EXT3_MISALIGNSSE | CPUID_EXT3_SSE4A |
1224 CPUID_EXT3_ABM | CPUID_EXT3_SVM | CPUID_EXT3_LAHF_LM,
1225 .xlevel = 0x80000008,
1226 .model_id = "AMD Opteron 23xx (Gen 3 Class Opteron)",
1227 },
1228 {
1229 .name = "Opteron_G4",
1230 .level = 0xd,
1231 .vendor = CPUID_VENDOR_AMD,
1232 .family = 21,
1233 .model = 1,
1234 .stepping = 2,
1235 .features[FEAT_1_EDX] =
1236 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1237 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1238 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1239 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1240 CPUID_DE | CPUID_FP87,
1241 .features[FEAT_1_ECX] =
1242 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1243 CPUID_EXT_POPCNT | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
1244 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ |
1245 CPUID_EXT_SSE3,
1246 .features[FEAT_8000_0001_EDX] =
1247 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP |
1248 CPUID_EXT2_PDPE1GB | CPUID_EXT2_FXSR | CPUID_EXT2_MMX |
1249 CPUID_EXT2_NX | CPUID_EXT2_PSE36 | CPUID_EXT2_PAT |
1250 CPUID_EXT2_CMOV | CPUID_EXT2_MCA | CPUID_EXT2_PGE |
1251 CPUID_EXT2_MTRR | CPUID_EXT2_SYSCALL | CPUID_EXT2_APIC |
1252 CPUID_EXT2_CX8 | CPUID_EXT2_MCE | CPUID_EXT2_PAE | CPUID_EXT2_MSR |
1253 CPUID_EXT2_TSC | CPUID_EXT2_PSE | CPUID_EXT2_DE | CPUID_EXT2_FPU,
1254 .features[FEAT_8000_0001_ECX] =
1255 CPUID_EXT3_FMA4 | CPUID_EXT3_XOP |
1256 CPUID_EXT3_3DNOWPREFETCH | CPUID_EXT3_MISALIGNSSE |
1257 CPUID_EXT3_SSE4A | CPUID_EXT3_ABM | CPUID_EXT3_SVM |
1258 CPUID_EXT3_LAHF_LM,
1259 /* no xsaveopt! */
1260 .xlevel = 0x8000001A,
1261 .model_id = "AMD Opteron 62xx class CPU",
1262 },
1263 {
1264 .name = "Opteron_G5",
1265 .level = 0xd,
1266 .vendor = CPUID_VENDOR_AMD,
1267 .family = 21,
1268 .model = 2,
1269 .stepping = 0,
1270 .features[FEAT_1_EDX] =
1271 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1272 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1273 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1274 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1275 CPUID_DE | CPUID_FP87,
1276 .features[FEAT_1_ECX] =
1277 CPUID_EXT_F16C | CPUID_EXT_AVX | CPUID_EXT_XSAVE |
1278 CPUID_EXT_AES | CPUID_EXT_POPCNT | CPUID_EXT_SSE42 |
1279 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_FMA |
1280 CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3,
1281 .features[FEAT_8000_0001_EDX] =
1282 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP |
1283 CPUID_EXT2_PDPE1GB | CPUID_EXT2_FXSR | CPUID_EXT2_MMX |
1284 CPUID_EXT2_NX | CPUID_EXT2_PSE36 | CPUID_EXT2_PAT |
1285 CPUID_EXT2_CMOV | CPUID_EXT2_MCA | CPUID_EXT2_PGE |
1286 CPUID_EXT2_MTRR | CPUID_EXT2_SYSCALL | CPUID_EXT2_APIC |
1287 CPUID_EXT2_CX8 | CPUID_EXT2_MCE | CPUID_EXT2_PAE | CPUID_EXT2_MSR |
1288 CPUID_EXT2_TSC | CPUID_EXT2_PSE | CPUID_EXT2_DE | CPUID_EXT2_FPU,
1289 .features[FEAT_8000_0001_ECX] =
1290 CPUID_EXT3_TBM | CPUID_EXT3_FMA4 | CPUID_EXT3_XOP |
1291 CPUID_EXT3_3DNOWPREFETCH | CPUID_EXT3_MISALIGNSSE |
1292 CPUID_EXT3_SSE4A | CPUID_EXT3_ABM | CPUID_EXT3_SVM |
1293 CPUID_EXT3_LAHF_LM,
1294 /* no xsaveopt! */
1295 .xlevel = 0x8000001A,
1296 .model_id = "AMD Opteron 63xx class CPU",
1297 },
1298 };
1299
1300 /**
1301 * x86_cpu_compat_set_features:
1302 * @cpu_model: CPU model name to be changed. If NULL, all CPU models are changed
1303 * @w: Identifies the feature word to be changed.
1304 * @feat_add: Feature bits to be added to feature word
1305 * @feat_remove: Feature bits to be removed from feature word
1306 *
1307 * Change CPU model feature bits for compatibility.
1308 *
1309 * This function may be used by machine-type compatibility functions
1310 * to enable or disable feature bits on specific CPU models.
1311 */
1312 void x86_cpu_compat_set_features(const char *cpu_model, FeatureWord w,
1313 uint32_t feat_add, uint32_t feat_remove)
1314 {
1315 X86CPUDefinition *def;
1316 int i;
1317 for (i = 0; i < ARRAY_SIZE(builtin_x86_defs); i++) {
1318 def = &builtin_x86_defs[i];
1319 if (!cpu_model || !strcmp(cpu_model, def->name)) {
1320 def->features[w] |= feat_add;
1321 def->features[w] &= ~feat_remove;
1322 }
1323 }
1324 }
1325
1326 static uint32_t x86_cpu_get_supported_feature_word(FeatureWord w,
1327 bool migratable_only);
1328
1329 #ifdef CONFIG_KVM
1330
1331 static int cpu_x86_fill_model_id(char *str)
1332 {
1333 uint32_t eax = 0, ebx = 0, ecx = 0, edx = 0;
1334 int i;
1335
1336 for (i = 0; i < 3; i++) {
1337 host_cpuid(0x80000002 + i, 0, &eax, &ebx, &ecx, &edx);
1338 memcpy(str + i * 16 + 0, &eax, 4);
1339 memcpy(str + i * 16 + 4, &ebx, 4);
1340 memcpy(str + i * 16 + 8, &ecx, 4);
1341 memcpy(str + i * 16 + 12, &edx, 4);
1342 }
1343 return 0;
1344 }
1345
1346 static X86CPUDefinition host_cpudef;
1347
1348 static Property host_x86_cpu_properties[] = {
1349 DEFINE_PROP_BOOL("migratable", X86CPU, migratable, true),
1350 DEFINE_PROP_END_OF_LIST()
1351 };
1352
1353 /* class_init for the "host" CPU model
1354 *
1355 * This function may be called before KVM is initialized.
1356 */
1357 static void host_x86_cpu_class_init(ObjectClass *oc, void *data)
1358 {
1359 DeviceClass *dc = DEVICE_CLASS(oc);
1360 X86CPUClass *xcc = X86_CPU_CLASS(oc);
1361 uint32_t eax = 0, ebx = 0, ecx = 0, edx = 0;
1362
1363 xcc->kvm_required = true;
1364
1365 host_cpuid(0x0, 0, &eax, &ebx, &ecx, &edx);
1366 x86_cpu_vendor_words2str(host_cpudef.vendor, ebx, edx, ecx);
1367
1368 host_cpuid(0x1, 0, &eax, &ebx, &ecx, &edx);
1369 host_cpudef.family = ((eax >> 8) & 0x0F) + ((eax >> 20) & 0xFF);
1370 host_cpudef.model = ((eax >> 4) & 0x0F) | ((eax & 0xF0000) >> 12);
1371 host_cpudef.stepping = eax & 0x0F;
1372
1373 cpu_x86_fill_model_id(host_cpudef.model_id);
1374
1375 xcc->cpu_def = &host_cpudef;
1376 host_cpudef.cache_info_passthrough = true;
1377
1378 /* level, xlevel, xlevel2, and the feature words are initialized on
1379 * instance_init, because they require KVM to be initialized.
1380 */
1381
1382 dc->props = host_x86_cpu_properties;
1383 }
1384
1385 static void host_x86_cpu_initfn(Object *obj)
1386 {
1387 X86CPU *cpu = X86_CPU(obj);
1388 CPUX86State *env = &cpu->env;
1389 KVMState *s = kvm_state;
1390
1391 assert(kvm_enabled());
1392
1393 /* We can't fill the features array here because we don't know yet if
1394 * "migratable" is true or false.
1395 */
1396 cpu->host_features = true;
1397
1398 env->cpuid_level = kvm_arch_get_supported_cpuid(s, 0x0, 0, R_EAX);
1399 env->cpuid_xlevel = kvm_arch_get_supported_cpuid(s, 0x80000000, 0, R_EAX);
1400 env->cpuid_xlevel2 = kvm_arch_get_supported_cpuid(s, 0xC0000000, 0, R_EAX);
1401
1402 object_property_set_bool(OBJECT(cpu), true, "pmu", &error_abort);
1403 }
1404
1405 static const TypeInfo host_x86_cpu_type_info = {
1406 .name = X86_CPU_TYPE_NAME("host"),
1407 .parent = TYPE_X86_CPU,
1408 .instance_init = host_x86_cpu_initfn,
1409 .class_init = host_x86_cpu_class_init,
1410 };
1411
1412 #endif
1413
1414 static void report_unavailable_features(FeatureWord w, uint32_t mask)
1415 {
1416 FeatureWordInfo *f = &feature_word_info[w];
1417 int i;
1418
1419 for (i = 0; i < 32; ++i) {
1420 if (1 << i & mask) {
1421 const char *reg = get_register_name_32(f->cpuid_reg);
1422 assert(reg);
1423 fprintf(stderr, "warning: %s doesn't support requested feature: "
1424 "CPUID.%02XH:%s%s%s [bit %d]\n",
1425 kvm_enabled() ? "host" : "TCG",
1426 f->cpuid_eax, reg,
1427 f->feat_names[i] ? "." : "",
1428 f->feat_names[i] ? f->feat_names[i] : "", i);
1429 }
1430 }
1431 }
1432
1433 static void x86_cpuid_version_get_family(Object *obj, Visitor *v, void *opaque,
1434 const char *name, Error **errp)
1435 {
1436 X86CPU *cpu = X86_CPU(obj);
1437 CPUX86State *env = &cpu->env;
1438 int64_t value;
1439
1440 value = (env->cpuid_version >> 8) & 0xf;
1441 if (value == 0xf) {
1442 value += (env->cpuid_version >> 20) & 0xff;
1443 }
1444 visit_type_int(v, &value, name, errp);
1445 }
1446
1447 static void x86_cpuid_version_set_family(Object *obj, Visitor *v, void *opaque,
1448 const char *name, Error **errp)
1449 {
1450 X86CPU *cpu = X86_CPU(obj);
1451 CPUX86State *env = &cpu->env;
1452 const int64_t min = 0;
1453 const int64_t max = 0xff + 0xf;
1454 Error *local_err = NULL;
1455 int64_t value;
1456
1457 visit_type_int(v, &value, name, &local_err);
1458 if (local_err) {
1459 error_propagate(errp, local_err);
1460 return;
1461 }
1462 if (value < min || value > max) {
1463 error_set(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
1464 name ? name : "null", value, min, max);
1465 return;
1466 }
1467
1468 env->cpuid_version &= ~0xff00f00;
1469 if (value > 0x0f) {
1470 env->cpuid_version |= 0xf00 | ((value - 0x0f) << 20);
1471 } else {
1472 env->cpuid_version |= value << 8;
1473 }
1474 }
1475
1476 static void x86_cpuid_version_get_model(Object *obj, Visitor *v, void *opaque,
1477 const char *name, Error **errp)
1478 {
1479 X86CPU *cpu = X86_CPU(obj);
1480 CPUX86State *env = &cpu->env;
1481 int64_t value;
1482
1483 value = (env->cpuid_version >> 4) & 0xf;
1484 value |= ((env->cpuid_version >> 16) & 0xf) << 4;
1485 visit_type_int(v, &value, name, errp);
1486 }
1487
1488 static void x86_cpuid_version_set_model(Object *obj, Visitor *v, void *opaque,
1489 const char *name, Error **errp)
1490 {
1491 X86CPU *cpu = X86_CPU(obj);
1492 CPUX86State *env = &cpu->env;
1493 const int64_t min = 0;
1494 const int64_t max = 0xff;
1495 Error *local_err = NULL;
1496 int64_t value;
1497
1498 visit_type_int(v, &value, name, &local_err);
1499 if (local_err) {
1500 error_propagate(errp, local_err);
1501 return;
1502 }
1503 if (value < min || value > max) {
1504 error_set(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
1505 name ? name : "null", value, min, max);
1506 return;
1507 }
1508
1509 env->cpuid_version &= ~0xf00f0;
1510 env->cpuid_version |= ((value & 0xf) << 4) | ((value >> 4) << 16);
1511 }
1512
1513 static void x86_cpuid_version_get_stepping(Object *obj, Visitor *v,
1514 void *opaque, const char *name,
1515 Error **errp)
1516 {
1517 X86CPU *cpu = X86_CPU(obj);
1518 CPUX86State *env = &cpu->env;
1519 int64_t value;
1520
1521 value = env->cpuid_version & 0xf;
1522 visit_type_int(v, &value, name, errp);
1523 }
1524
1525 static void x86_cpuid_version_set_stepping(Object *obj, Visitor *v,
1526 void *opaque, const char *name,
1527 Error **errp)
1528 {
1529 X86CPU *cpu = X86_CPU(obj);
1530 CPUX86State *env = &cpu->env;
1531 const int64_t min = 0;
1532 const int64_t max = 0xf;
1533 Error *local_err = NULL;
1534 int64_t value;
1535
1536 visit_type_int(v, &value, name, &local_err);
1537 if (local_err) {
1538 error_propagate(errp, local_err);
1539 return;
1540 }
1541 if (value < min || value > max) {
1542 error_set(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
1543 name ? name : "null", value, min, max);
1544 return;
1545 }
1546
1547 env->cpuid_version &= ~0xf;
1548 env->cpuid_version |= value & 0xf;
1549 }
1550
1551 static void x86_cpuid_get_level(Object *obj, Visitor *v, void *opaque,
1552 const char *name, Error **errp)
1553 {
1554 X86CPU *cpu = X86_CPU(obj);
1555
1556 visit_type_uint32(v, &cpu->env.cpuid_level, name, errp);
1557 }
1558
1559 static void x86_cpuid_set_level(Object *obj, Visitor *v, void *opaque,
1560 const char *name, Error **errp)
1561 {
1562 X86CPU *cpu = X86_CPU(obj);
1563
1564 visit_type_uint32(v, &cpu->env.cpuid_level, name, errp);
1565 }
1566
1567 static void x86_cpuid_get_xlevel(Object *obj, Visitor *v, void *opaque,
1568 const char *name, Error **errp)
1569 {
1570 X86CPU *cpu = X86_CPU(obj);
1571
1572 visit_type_uint32(v, &cpu->env.cpuid_xlevel, name, errp);
1573 }
1574
1575 static void x86_cpuid_set_xlevel(Object *obj, Visitor *v, void *opaque,
1576 const char *name, Error **errp)
1577 {
1578 X86CPU *cpu = X86_CPU(obj);
1579
1580 visit_type_uint32(v, &cpu->env.cpuid_xlevel, name, errp);
1581 }
1582
1583 static char *x86_cpuid_get_vendor(Object *obj, Error **errp)
1584 {
1585 X86CPU *cpu = X86_CPU(obj);
1586 CPUX86State *env = &cpu->env;
1587 char *value;
1588
1589 value = g_malloc(CPUID_VENDOR_SZ + 1);
1590 x86_cpu_vendor_words2str(value, env->cpuid_vendor1, env->cpuid_vendor2,
1591 env->cpuid_vendor3);
1592 return value;
1593 }
1594
1595 static void x86_cpuid_set_vendor(Object *obj, const char *value,
1596 Error **errp)
1597 {
1598 X86CPU *cpu = X86_CPU(obj);
1599 CPUX86State *env = &cpu->env;
1600 int i;
1601
1602 if (strlen(value) != CPUID_VENDOR_SZ) {
1603 error_set(errp, QERR_PROPERTY_VALUE_BAD, "",
1604 "vendor", value);
1605 return;
1606 }
1607
1608 env->cpuid_vendor1 = 0;
1609 env->cpuid_vendor2 = 0;
1610 env->cpuid_vendor3 = 0;
1611 for (i = 0; i < 4; i++) {
1612 env->cpuid_vendor1 |= ((uint8_t)value[i ]) << (8 * i);
1613 env->cpuid_vendor2 |= ((uint8_t)value[i + 4]) << (8 * i);
1614 env->cpuid_vendor3 |= ((uint8_t)value[i + 8]) << (8 * i);
1615 }
1616 }
1617
1618 static char *x86_cpuid_get_model_id(Object *obj, Error **errp)
1619 {
1620 X86CPU *cpu = X86_CPU(obj);
1621 CPUX86State *env = &cpu->env;
1622 char *value;
1623 int i;
1624
1625 value = g_malloc(48 + 1);
1626 for (i = 0; i < 48; i++) {
1627 value[i] = env->cpuid_model[i >> 2] >> (8 * (i & 3));
1628 }
1629 value[48] = '\0';
1630 return value;
1631 }
1632
1633 static void x86_cpuid_set_model_id(Object *obj, const char *model_id,
1634 Error **errp)
1635 {
1636 X86CPU *cpu = X86_CPU(obj);
1637 CPUX86State *env = &cpu->env;
1638 int c, len, i;
1639
1640 if (model_id == NULL) {
1641 model_id = "";
1642 }
1643 len = strlen(model_id);
1644 memset(env->cpuid_model, 0, 48);
1645 for (i = 0; i < 48; i++) {
1646 if (i >= len) {
1647 c = '\0';
1648 } else {
1649 c = (uint8_t)model_id[i];
1650 }
1651 env->cpuid_model[i >> 2] |= c << (8 * (i & 3));
1652 }
1653 }
1654
1655 static void x86_cpuid_get_tsc_freq(Object *obj, Visitor *v, void *opaque,
1656 const char *name, Error **errp)
1657 {
1658 X86CPU *cpu = X86_CPU(obj);
1659 int64_t value;
1660
1661 value = cpu->env.tsc_khz * 1000;
1662 visit_type_int(v, &value, name, errp);
1663 }
1664
1665 static void x86_cpuid_set_tsc_freq(Object *obj, Visitor *v, void *opaque,
1666 const char *name, Error **errp)
1667 {
1668 X86CPU *cpu = X86_CPU(obj);
1669 const int64_t min = 0;
1670 const int64_t max = INT64_MAX;
1671 Error *local_err = NULL;
1672 int64_t value;
1673
1674 visit_type_int(v, &value, name, &local_err);
1675 if (local_err) {
1676 error_propagate(errp, local_err);
1677 return;
1678 }
1679 if (value < min || value > max) {
1680 error_set(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
1681 name ? name : "null", value, min, max);
1682 return;
1683 }
1684
1685 cpu->env.tsc_khz = value / 1000;
1686 }
1687
1688 static void x86_cpuid_get_apic_id(Object *obj, Visitor *v, void *opaque,
1689 const char *name, Error **errp)
1690 {
1691 X86CPU *cpu = X86_CPU(obj);
1692 int64_t value = cpu->apic_id;
1693
1694 visit_type_int(v, &value, name, errp);
1695 }
1696
1697 static void x86_cpuid_set_apic_id(Object *obj, Visitor *v, void *opaque,
1698 const char *name, Error **errp)
1699 {
1700 X86CPU *cpu = X86_CPU(obj);
1701 DeviceState *dev = DEVICE(obj);
1702 const int64_t min = 0;
1703 const int64_t max = UINT32_MAX;
1704 Error *error = NULL;
1705 int64_t value;
1706
1707 if (dev->realized) {
1708 error_setg(errp, "Attempt to set property '%s' on '%s' after "
1709 "it was realized", name, object_get_typename(obj));
1710 return;
1711 }
1712
1713 visit_type_int(v, &value, name, &error);
1714 if (error) {
1715 error_propagate(errp, error);
1716 return;
1717 }
1718 if (value < min || value > max) {
1719 error_setg(errp, "Property %s.%s doesn't take value %" PRId64
1720 " (minimum: %" PRId64 ", maximum: %" PRId64 ")" ,
1721 object_get_typename(obj), name, value, min, max);
1722 return;
1723 }
1724
1725 if ((value != cpu->apic_id) && cpu_exists(value)) {
1726 error_setg(errp, "CPU with APIC ID %" PRIi64 " exists", value);
1727 return;
1728 }
1729 cpu->apic_id = value;
1730 }
1731
1732 /* Generic getter for "feature-words" and "filtered-features" properties */
1733 static void x86_cpu_get_feature_words(Object *obj, Visitor *v, void *opaque,
1734 const char *name, Error **errp)
1735 {
1736 uint32_t *array = (uint32_t *)opaque;
1737 FeatureWord w;
1738 Error *err = NULL;
1739 X86CPUFeatureWordInfo word_infos[FEATURE_WORDS] = { };
1740 X86CPUFeatureWordInfoList list_entries[FEATURE_WORDS] = { };
1741 X86CPUFeatureWordInfoList *list = NULL;
1742
1743 for (w = 0; w < FEATURE_WORDS; w++) {
1744 FeatureWordInfo *wi = &feature_word_info[w];
1745 X86CPUFeatureWordInfo *qwi = &word_infos[w];
1746 qwi->cpuid_input_eax = wi->cpuid_eax;
1747 qwi->has_cpuid_input_ecx = wi->cpuid_needs_ecx;
1748 qwi->cpuid_input_ecx = wi->cpuid_ecx;
1749 qwi->cpuid_register = x86_reg_info_32[wi->cpuid_reg].qapi_enum;
1750 qwi->features = array[w];
1751
1752 /* List will be in reverse order, but order shouldn't matter */
1753 list_entries[w].next = list;
1754 list_entries[w].value = &word_infos[w];
1755 list = &list_entries[w];
1756 }
1757
1758 visit_type_X86CPUFeatureWordInfoList(v, &list, "feature-words", &err);
1759 error_propagate(errp, err);
1760 }
1761
1762 static void x86_get_hv_spinlocks(Object *obj, Visitor *v, void *opaque,
1763 const char *name, Error **errp)
1764 {
1765 X86CPU *cpu = X86_CPU(obj);
1766 int64_t value = cpu->hyperv_spinlock_attempts;
1767
1768 visit_type_int(v, &value, name, errp);
1769 }
1770
1771 static void x86_set_hv_spinlocks(Object *obj, Visitor *v, void *opaque,
1772 const char *name, Error **errp)
1773 {
1774 const int64_t min = 0xFFF;
1775 const int64_t max = UINT_MAX;
1776 X86CPU *cpu = X86_CPU(obj);
1777 Error *err = NULL;
1778 int64_t value;
1779
1780 visit_type_int(v, &value, name, &err);
1781 if (err) {
1782 error_propagate(errp, err);
1783 return;
1784 }
1785
1786 if (value < min || value > max) {
1787 error_setg(errp, "Property %s.%s doesn't take value %" PRId64
1788 " (minimum: %" PRId64 ", maximum: %" PRId64 ")",
1789 object_get_typename(obj), name ? name : "null",
1790 value, min, max);
1791 return;
1792 }
1793 cpu->hyperv_spinlock_attempts = value;
1794 }
1795
1796 static PropertyInfo qdev_prop_spinlocks = {
1797 .name = "int",
1798 .get = x86_get_hv_spinlocks,
1799 .set = x86_set_hv_spinlocks,
1800 };
1801
1802 /* Convert all '_' in a feature string option name to '-', to make feature
1803 * name conform to QOM property naming rule, which uses '-' instead of '_'.
1804 */
1805 static inline void feat2prop(char *s)
1806 {
1807 while ((s = strchr(s, '_'))) {
1808 *s = '-';
1809 }
1810 }
1811
1812 /* Parse "+feature,-feature,feature=foo" CPU feature string
1813 */
1814 static void x86_cpu_parse_featurestr(CPUState *cs, char *features,
1815 Error **errp)
1816 {
1817 X86CPU *cpu = X86_CPU(cs);
1818 char *featurestr; /* Single 'key=value" string being parsed */
1819 FeatureWord w;
1820 /* Features to be added */
1821 FeatureWordArray plus_features = { 0 };
1822 /* Features to be removed */
1823 FeatureWordArray minus_features = { 0 };
1824 uint32_t numvalue;
1825 CPUX86State *env = &cpu->env;
1826 Error *local_err = NULL;
1827
1828 featurestr = features ? strtok(features, ",") : NULL;
1829
1830 while (featurestr) {
1831 char *val;
1832 if (featurestr[0] == '+') {
1833 add_flagname_to_bitmaps(featurestr + 1, plus_features, &local_err);
1834 } else if (featurestr[0] == '-') {
1835 add_flagname_to_bitmaps(featurestr + 1, minus_features, &local_err);
1836 } else if ((val = strchr(featurestr, '='))) {
1837 *val = 0; val++;
1838 feat2prop(featurestr);
1839 if (!strcmp(featurestr, "xlevel")) {
1840 char *err;
1841 char num[32];
1842
1843 numvalue = strtoul(val, &err, 0);
1844 if (!*val || *err) {
1845 error_setg(errp, "bad numerical value %s", val);
1846 return;
1847 }
1848 if (numvalue < 0x80000000) {
1849 error_report("xlevel value shall always be >= 0x80000000"
1850 ", fixup will be removed in future versions");
1851 numvalue += 0x80000000;
1852 }
1853 snprintf(num, sizeof(num), "%" PRIu32, numvalue);
1854 object_property_parse(OBJECT(cpu), num, featurestr, &local_err);
1855 } else if (!strcmp(featurestr, "tsc-freq")) {
1856 int64_t tsc_freq;
1857 char *err;
1858 char num[32];
1859
1860 tsc_freq = strtosz_suffix_unit(val, &err,
1861 STRTOSZ_DEFSUFFIX_B, 1000);
1862 if (tsc_freq < 0 || *err) {
1863 error_setg(errp, "bad numerical value %s", val);
1864 return;
1865 }
1866 snprintf(num, sizeof(num), "%" PRId64, tsc_freq);
1867 object_property_parse(OBJECT(cpu), num, "tsc-frequency",
1868 &local_err);
1869 } else if (!strcmp(featurestr, "hv-spinlocks")) {
1870 char *err;
1871 const int min = 0xFFF;
1872 char num[32];
1873 numvalue = strtoul(val, &err, 0);
1874 if (!*val || *err) {
1875 error_setg(errp, "bad numerical value %s", val);
1876 return;
1877 }
1878 if (numvalue < min) {
1879 error_report("hv-spinlocks value shall always be >= 0x%x"
1880 ", fixup will be removed in future versions",
1881 min);
1882 numvalue = min;
1883 }
1884 snprintf(num, sizeof(num), "%" PRId32, numvalue);
1885 object_property_parse(OBJECT(cpu), num, featurestr, &local_err);
1886 } else {
1887 object_property_parse(OBJECT(cpu), val, featurestr, &local_err);
1888 }
1889 } else {
1890 feat2prop(featurestr);
1891 object_property_parse(OBJECT(cpu), "on", featurestr, &local_err);
1892 }
1893 if (local_err) {
1894 error_propagate(errp, local_err);
1895 return;
1896 }
1897 featurestr = strtok(NULL, ",");
1898 }
1899
1900 if (cpu->host_features) {
1901 for (w = 0; w < FEATURE_WORDS; w++) {
1902 env->features[w] =
1903 x86_cpu_get_supported_feature_word(w, cpu->migratable);
1904 }
1905 }
1906
1907 for (w = 0; w < FEATURE_WORDS; w++) {
1908 env->features[w] |= plus_features[w];
1909 env->features[w] &= ~minus_features[w];
1910 }
1911 }
1912
1913 /* Print all cpuid feature names in featureset
1914 */
1915 static void listflags(FILE *f, fprintf_function print, const char **featureset)
1916 {
1917 int bit;
1918 bool first = true;
1919
1920 for (bit = 0; bit < 32; bit++) {
1921 if (featureset[bit]) {
1922 print(f, "%s%s", first ? "" : " ", featureset[bit]);
1923 first = false;
1924 }
1925 }
1926 }
1927
1928 /* generate CPU information. */
1929 void x86_cpu_list(FILE *f, fprintf_function cpu_fprintf)
1930 {
1931 X86CPUDefinition *def;
1932 char buf[256];
1933 int i;
1934
1935 for (i = 0; i < ARRAY_SIZE(builtin_x86_defs); i++) {
1936 def = &builtin_x86_defs[i];
1937 snprintf(buf, sizeof(buf), "%s", def->name);
1938 (*cpu_fprintf)(f, "x86 %16s %-48s\n", buf, def->model_id);
1939 }
1940 #ifdef CONFIG_KVM
1941 (*cpu_fprintf)(f, "x86 %16s %-48s\n", "host",
1942 "KVM processor with all supported host features "
1943 "(only available in KVM mode)");
1944 #endif
1945
1946 (*cpu_fprintf)(f, "\nRecognized CPUID flags:\n");
1947 for (i = 0; i < ARRAY_SIZE(feature_word_info); i++) {
1948 FeatureWordInfo *fw = &feature_word_info[i];
1949
1950 (*cpu_fprintf)(f, " ");
1951 listflags(f, cpu_fprintf, fw->feat_names);
1952 (*cpu_fprintf)(f, "\n");
1953 }
1954 }
1955
1956 CpuDefinitionInfoList *arch_query_cpu_definitions(Error **errp)
1957 {
1958 CpuDefinitionInfoList *cpu_list = NULL;
1959 X86CPUDefinition *def;
1960 int i;
1961
1962 for (i = 0; i < ARRAY_SIZE(builtin_x86_defs); i++) {
1963 CpuDefinitionInfoList *entry;
1964 CpuDefinitionInfo *info;
1965
1966 def = &builtin_x86_defs[i];
1967 info = g_malloc0(sizeof(*info));
1968 info->name = g_strdup(def->name);
1969
1970 entry = g_malloc0(sizeof(*entry));
1971 entry->value = info;
1972 entry->next = cpu_list;
1973 cpu_list = entry;
1974 }
1975
1976 return cpu_list;
1977 }
1978
1979 static uint32_t x86_cpu_get_supported_feature_word(FeatureWord w,
1980 bool migratable_only)
1981 {
1982 FeatureWordInfo *wi = &feature_word_info[w];
1983 uint32_t r;
1984
1985 if (kvm_enabled()) {
1986 r = kvm_arch_get_supported_cpuid(kvm_state, wi->cpuid_eax,
1987 wi->cpuid_ecx,
1988 wi->cpuid_reg);
1989 } else if (tcg_enabled()) {
1990 r = wi->tcg_features;
1991 } else {
1992 return ~0;
1993 }
1994 if (migratable_only) {
1995 r &= x86_cpu_get_migratable_flags(w);
1996 }
1997 return r;
1998 }
1999
2000 /*
2001 * Filters CPU feature words based on host availability of each feature.
2002 *
2003 * Returns: 0 if all flags are supported by the host, non-zero otherwise.
2004 */
2005 static int x86_cpu_filter_features(X86CPU *cpu)
2006 {
2007 CPUX86State *env = &cpu->env;
2008 FeatureWord w;
2009 int rv = 0;
2010
2011 for (w = 0; w < FEATURE_WORDS; w++) {
2012 uint32_t host_feat =
2013 x86_cpu_get_supported_feature_word(w, cpu->migratable);
2014 uint32_t requested_features = env->features[w];
2015 env->features[w] &= host_feat;
2016 cpu->filtered_features[w] = requested_features & ~env->features[w];
2017 if (cpu->filtered_features[w]) {
2018 if (cpu->check_cpuid || cpu->enforce_cpuid) {
2019 report_unavailable_features(w, cpu->filtered_features[w]);
2020 }
2021 rv = 1;
2022 }
2023 }
2024
2025 return rv;
2026 }
2027
2028 /* Load data from X86CPUDefinition
2029 */
2030 static void x86_cpu_load_def(X86CPU *cpu, X86CPUDefinition *def, Error **errp)
2031 {
2032 CPUX86State *env = &cpu->env;
2033 const char *vendor;
2034 char host_vendor[CPUID_VENDOR_SZ + 1];
2035 FeatureWord w;
2036
2037 object_property_set_int(OBJECT(cpu), def->level, "level", errp);
2038 object_property_set_int(OBJECT(cpu), def->family, "family", errp);
2039 object_property_set_int(OBJECT(cpu), def->model, "model", errp);
2040 object_property_set_int(OBJECT(cpu), def->stepping, "stepping", errp);
2041 object_property_set_int(OBJECT(cpu), def->xlevel, "xlevel", errp);
2042 env->cpuid_xlevel2 = def->xlevel2;
2043 cpu->cache_info_passthrough = def->cache_info_passthrough;
2044 object_property_set_str(OBJECT(cpu), def->model_id, "model-id", errp);
2045 for (w = 0; w < FEATURE_WORDS; w++) {
2046 env->features[w] = def->features[w];
2047 }
2048
2049 /* Special cases not set in the X86CPUDefinition structs: */
2050 if (kvm_enabled()) {
2051 FeatureWord w;
2052 for (w = 0; w < FEATURE_WORDS; w++) {
2053 env->features[w] |= kvm_default_features[w];
2054 env->features[w] &= ~kvm_default_unset_features[w];
2055 }
2056 }
2057
2058 env->features[FEAT_1_ECX] |= CPUID_EXT_HYPERVISOR;
2059
2060 /* sysenter isn't supported in compatibility mode on AMD,
2061 * syscall isn't supported in compatibility mode on Intel.
2062 * Normally we advertise the actual CPU vendor, but you can
2063 * override this using the 'vendor' property if you want to use
2064 * KVM's sysenter/syscall emulation in compatibility mode and
2065 * when doing cross vendor migration
2066 */
2067 vendor = def->vendor;
2068 if (kvm_enabled()) {
2069 uint32_t ebx = 0, ecx = 0, edx = 0;
2070 host_cpuid(0, 0, NULL, &ebx, &ecx, &edx);
2071 x86_cpu_vendor_words2str(host_vendor, ebx, edx, ecx);
2072 vendor = host_vendor;
2073 }
2074
2075 object_property_set_str(OBJECT(cpu), vendor, "vendor", errp);
2076
2077 }
2078
2079 X86CPU *cpu_x86_create(const char *cpu_model, DeviceState *icc_bridge,
2080 Error **errp)
2081 {
2082 X86CPU *cpu = NULL;
2083 X86CPUClass *xcc;
2084 ObjectClass *oc;
2085 gchar **model_pieces;
2086 char *name, *features;
2087 Error *error = NULL;
2088
2089 model_pieces = g_strsplit(cpu_model, ",", 2);
2090 if (!model_pieces[0]) {
2091 error_setg(&error, "Invalid/empty CPU model name");
2092 goto out;
2093 }
2094 name = model_pieces[0];
2095 features = model_pieces[1];
2096
2097 oc = x86_cpu_class_by_name(name);
2098 if (oc == NULL) {
2099 error_setg(&error, "Unable to find CPU definition: %s", name);
2100 goto out;
2101 }
2102 xcc = X86_CPU_CLASS(oc);
2103
2104 if (xcc->kvm_required && !kvm_enabled()) {
2105 error_setg(&error, "CPU model '%s' requires KVM", name);
2106 goto out;
2107 }
2108
2109 cpu = X86_CPU(object_new(object_class_get_name(oc)));
2110
2111 #ifndef CONFIG_USER_ONLY
2112 if (icc_bridge == NULL) {
2113 error_setg(&error, "Invalid icc-bridge value");
2114 goto out;
2115 }
2116 qdev_set_parent_bus(DEVICE(cpu), qdev_get_child_bus(icc_bridge, "icc"));
2117 object_unref(OBJECT(cpu));
2118 #endif
2119
2120 x86_cpu_parse_featurestr(CPU(cpu), features, &error);
2121 if (error) {
2122 goto out;
2123 }
2124
2125 out:
2126 if (error != NULL) {
2127 error_propagate(errp, error);
2128 if (cpu) {
2129 object_unref(OBJECT(cpu));
2130 cpu = NULL;
2131 }
2132 }
2133 g_strfreev(model_pieces);
2134 return cpu;
2135 }
2136
2137 X86CPU *cpu_x86_init(const char *cpu_model)
2138 {
2139 Error *error = NULL;
2140 X86CPU *cpu;
2141
2142 cpu = cpu_x86_create(cpu_model, NULL, &error);
2143 if (error) {
2144 goto out;
2145 }
2146
2147 object_property_set_bool(OBJECT(cpu), true, "realized", &error);
2148
2149 out:
2150 if (error) {
2151 error_report_err(error);
2152 if (cpu != NULL) {
2153 object_unref(OBJECT(cpu));
2154 cpu = NULL;
2155 }
2156 }
2157 return cpu;
2158 }
2159
2160 static void x86_cpu_cpudef_class_init(ObjectClass *oc, void *data)
2161 {
2162 X86CPUDefinition *cpudef = data;
2163 X86CPUClass *xcc = X86_CPU_CLASS(oc);
2164
2165 xcc->cpu_def = cpudef;
2166 }
2167
2168 static void x86_register_cpudef_type(X86CPUDefinition *def)
2169 {
2170 char *typename = x86_cpu_type_name(def->name);
2171 TypeInfo ti = {
2172 .name = typename,
2173 .parent = TYPE_X86_CPU,
2174 .class_init = x86_cpu_cpudef_class_init,
2175 .class_data = def,
2176 };
2177
2178 type_register(&ti);
2179 g_free(typename);
2180 }
2181
2182 #if !defined(CONFIG_USER_ONLY)
2183
2184 void cpu_clear_apic_feature(CPUX86State *env)
2185 {
2186 env->features[FEAT_1_EDX] &= ~CPUID_APIC;
2187 }
2188
2189 #endif /* !CONFIG_USER_ONLY */
2190
2191 /* Initialize list of CPU models, filling some non-static fields if necessary
2192 */
2193 void x86_cpudef_setup(void)
2194 {
2195 int i, j;
2196 static const char *model_with_versions[] = { "qemu32", "qemu64", "athlon" };
2197
2198 for (i = 0; i < ARRAY_SIZE(builtin_x86_defs); ++i) {
2199 X86CPUDefinition *def = &builtin_x86_defs[i];
2200
2201 /* Look for specific "cpudef" models that */
2202 /* have the QEMU version in .model_id */
2203 for (j = 0; j < ARRAY_SIZE(model_with_versions); j++) {
2204 if (strcmp(model_with_versions[j], def->name) == 0) {
2205 pstrcpy(def->model_id, sizeof(def->model_id),
2206 "QEMU Virtual CPU version ");
2207 pstrcat(def->model_id, sizeof(def->model_id),
2208 qemu_get_version());
2209 break;
2210 }
2211 }
2212 }
2213 }
2214
2215 void cpu_x86_cpuid(CPUX86State *env, uint32_t index, uint32_t count,
2216 uint32_t *eax, uint32_t *ebx,
2217 uint32_t *ecx, uint32_t *edx)
2218 {
2219 X86CPU *cpu = x86_env_get_cpu(env);
2220 CPUState *cs = CPU(cpu);
2221
2222 /* test if maximum index reached */
2223 if (index & 0x80000000) {
2224 if (index > env->cpuid_xlevel) {
2225 if (env->cpuid_xlevel2 > 0) {
2226 /* Handle the Centaur's CPUID instruction. */
2227 if (index > env->cpuid_xlevel2) {
2228 index = env->cpuid_xlevel2;
2229 } else if (index < 0xC0000000) {
2230 index = env->cpuid_xlevel;
2231 }
2232 } else {
2233 /* Intel documentation states that invalid EAX input will
2234 * return the same information as EAX=cpuid_level
2235 * (Intel SDM Vol. 2A - Instruction Set Reference - CPUID)
2236 */
2237 index = env->cpuid_level;
2238 }
2239 }
2240 } else {
2241 if (index > env->cpuid_level)
2242 index = env->cpuid_level;
2243 }
2244
2245 switch(index) {
2246 case 0:
2247 *eax = env->cpuid_level;
2248 *ebx = env->cpuid_vendor1;
2249 *edx = env->cpuid_vendor2;
2250 *ecx = env->cpuid_vendor3;
2251 break;
2252 case 1:
2253 *eax = env->cpuid_version;
2254 *ebx = (cpu->apic_id << 24) |
2255 8 << 8; /* CLFLUSH size in quad words, Linux wants it. */
2256 *ecx = env->features[FEAT_1_ECX];
2257 *edx = env->features[FEAT_1_EDX];
2258 if (cs->nr_cores * cs->nr_threads > 1) {
2259 *ebx |= (cs->nr_cores * cs->nr_threads) << 16;
2260 *edx |= 1 << 28; /* HTT bit */
2261 }
2262 break;
2263 case 2:
2264 /* cache info: needed for Pentium Pro compatibility */
2265 if (cpu->cache_info_passthrough) {
2266 host_cpuid(index, 0, eax, ebx, ecx, edx);
2267 break;
2268 }
2269 *eax = 1; /* Number of CPUID[EAX=2] calls required */
2270 *ebx = 0;
2271 *ecx = 0;
2272 *edx = (L1D_DESCRIPTOR << 16) | \
2273 (L1I_DESCRIPTOR << 8) | \
2274 (L2_DESCRIPTOR);
2275 break;
2276 case 4:
2277 /* cache info: needed for Core compatibility */
2278 if (cpu->cache_info_passthrough) {
2279 host_cpuid(index, count, eax, ebx, ecx, edx);
2280 *eax &= ~0xFC000000;
2281 } else {
2282 *eax = 0;
2283 switch (count) {
2284 case 0: /* L1 dcache info */
2285 *eax |= CPUID_4_TYPE_DCACHE | \
2286 CPUID_4_LEVEL(1) | \
2287 CPUID_4_SELF_INIT_LEVEL;
2288 *ebx = (L1D_LINE_SIZE - 1) | \
2289 ((L1D_PARTITIONS - 1) << 12) | \
2290 ((L1D_ASSOCIATIVITY - 1) << 22);
2291 *ecx = L1D_SETS - 1;
2292 *edx = CPUID_4_NO_INVD_SHARING;
2293 break;
2294 case 1: /* L1 icache info */
2295 *eax |= CPUID_4_TYPE_ICACHE | \
2296 CPUID_4_LEVEL(1) | \
2297 CPUID_4_SELF_INIT_LEVEL;
2298 *ebx = (L1I_LINE_SIZE - 1) | \
2299 ((L1I_PARTITIONS - 1) << 12) | \
2300 ((L1I_ASSOCIATIVITY - 1) << 22);
2301 *ecx = L1I_SETS - 1;
2302 *edx = CPUID_4_NO_INVD_SHARING;
2303 break;
2304 case 2: /* L2 cache info */
2305 *eax |= CPUID_4_TYPE_UNIFIED | \
2306 CPUID_4_LEVEL(2) | \
2307 CPUID_4_SELF_INIT_LEVEL;
2308 if (cs->nr_threads > 1) {
2309 *eax |= (cs->nr_threads - 1) << 14;
2310 }
2311 *ebx = (L2_LINE_SIZE - 1) | \
2312 ((L2_PARTITIONS - 1) << 12) | \
2313 ((L2_ASSOCIATIVITY - 1) << 22);
2314 *ecx = L2_SETS - 1;
2315 *edx = CPUID_4_NO_INVD_SHARING;
2316 break;
2317 default: /* end of info */
2318 *eax = 0;
2319 *ebx = 0;
2320 *ecx = 0;
2321 *edx = 0;
2322 break;
2323 }
2324 }
2325
2326 /* QEMU gives out its own APIC IDs, never pass down bits 31..26. */
2327 if ((*eax & 31) && cs->nr_cores > 1) {
2328 *eax |= (cs->nr_cores - 1) << 26;
2329 }
2330 break;
2331 case 5:
2332 /* mwait info: needed for Core compatibility */
2333 *eax = 0; /* Smallest monitor-line size in bytes */
2334 *ebx = 0; /* Largest monitor-line size in bytes */
2335 *ecx = CPUID_MWAIT_EMX | CPUID_MWAIT_IBE;
2336 *edx = 0;
2337 break;
2338 case 6:
2339 /* Thermal and Power Leaf */
2340 *eax = 0;
2341 *ebx = 0;
2342 *ecx = 0;
2343 *edx = 0;
2344 break;
2345 case 7:
2346 /* Structured Extended Feature Flags Enumeration Leaf */
2347 if (count == 0) {
2348 *eax = 0; /* Maximum ECX value for sub-leaves */
2349 *ebx = env->features[FEAT_7_0_EBX]; /* Feature flags */
2350 *ecx = 0; /* Reserved */
2351 *edx = 0; /* Reserved */
2352 } else {
2353 *eax = 0;
2354 *ebx = 0;
2355 *ecx = 0;
2356 *edx = 0;
2357 }
2358 break;
2359 case 9:
2360 /* Direct Cache Access Information Leaf */
2361 *eax = 0; /* Bits 0-31 in DCA_CAP MSR */
2362 *ebx = 0;
2363 *ecx = 0;
2364 *edx = 0;
2365 break;
2366 case 0xA:
2367 /* Architectural Performance Monitoring Leaf */
2368 if (kvm_enabled() && cpu->enable_pmu) {
2369 KVMState *s = cs->kvm_state;
2370
2371 *eax = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EAX);
2372 *ebx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EBX);
2373 *ecx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_ECX);
2374 *edx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EDX);
2375 } else {
2376 *eax = 0;
2377 *ebx = 0;
2378 *ecx = 0;
2379 *edx = 0;
2380 }
2381 break;
2382 case 0xD: {
2383 KVMState *s = cs->kvm_state;
2384 uint64_t kvm_mask;
2385 int i;
2386
2387 /* Processor Extended State */
2388 *eax = 0;
2389 *ebx = 0;
2390 *ecx = 0;
2391 *edx = 0;
2392 if (!(env->features[FEAT_1_ECX] & CPUID_EXT_XSAVE) || !kvm_enabled()) {
2393 break;
2394 }
2395 kvm_mask =
2396 kvm_arch_get_supported_cpuid(s, 0xd, 0, R_EAX) |
2397 ((uint64_t)kvm_arch_get_supported_cpuid(s, 0xd, 0, R_EDX) << 32);
2398
2399 if (count == 0) {
2400 *ecx = 0x240;
2401 for (i = 2; i < ARRAY_SIZE(ext_save_areas); i++) {
2402 const ExtSaveArea *esa = &ext_save_areas[i];
2403 if ((env->features[esa->feature] & esa->bits) == esa->bits &&
2404 (kvm_mask & (1 << i)) != 0) {
2405 if (i < 32) {
2406 *eax |= 1 << i;
2407 } else {
2408 *edx |= 1 << (i - 32);
2409 }
2410 *ecx = MAX(*ecx, esa->offset + esa->size);
2411 }
2412 }
2413 *eax |= kvm_mask & (XSTATE_FP | XSTATE_SSE);
2414 *ebx = *ecx;
2415 } else if (count == 1) {
2416 *eax = env->features[FEAT_XSAVE];
2417 } else if (count < ARRAY_SIZE(ext_save_areas)) {
2418 const ExtSaveArea *esa = &ext_save_areas[count];
2419 if ((env->features[esa->feature] & esa->bits) == esa->bits &&
2420 (kvm_mask & (1 << count)) != 0) {
2421 *eax = esa->size;
2422 *ebx = esa->offset;
2423 }
2424 }
2425 break;
2426 }
2427 case 0x80000000:
2428 *eax = env->cpuid_xlevel;
2429 *ebx = env->cpuid_vendor1;
2430 *edx = env->cpuid_vendor2;
2431 *ecx = env->cpuid_vendor3;
2432 break;
2433 case 0x80000001:
2434 *eax = env->cpuid_version;
2435 *ebx = 0;
2436 *ecx = env->features[FEAT_8000_0001_ECX];
2437 *edx = env->features[FEAT_8000_0001_EDX];
2438
2439 /* The Linux kernel checks for the CMPLegacy bit and
2440 * discards multiple thread information if it is set.
2441 * So dont set it here for Intel to make Linux guests happy.
2442 */
2443 if (cs->nr_cores * cs->nr_threads > 1) {
2444 if (env->cpuid_vendor1 != CPUID_VENDOR_INTEL_1 ||
2445 env->cpuid_vendor2 != CPUID_VENDOR_INTEL_2 ||
2446 env->cpuid_vendor3 != CPUID_VENDOR_INTEL_3) {
2447 *ecx |= 1 << 1; /* CmpLegacy bit */
2448 }
2449 }
2450 break;
2451 case 0x80000002:
2452 case 0x80000003:
2453 case 0x80000004:
2454 *eax = env->cpuid_model[(index - 0x80000002) * 4 + 0];
2455 *ebx = env->cpuid_model[(index - 0x80000002) * 4 + 1];
2456 *ecx = env->cpuid_model[(index - 0x80000002) * 4 + 2];
2457 *edx = env->cpuid_model[(index - 0x80000002) * 4 + 3];
2458 break;
2459 case 0x80000005:
2460 /* cache info (L1 cache) */
2461 if (cpu->cache_info_passthrough) {
2462 host_cpuid(index, 0, eax, ebx, ecx, edx);
2463 break;
2464 }
2465 *eax = (L1_DTLB_2M_ASSOC << 24) | (L1_DTLB_2M_ENTRIES << 16) | \
2466 (L1_ITLB_2M_ASSOC << 8) | (L1_ITLB_2M_ENTRIES);
2467 *ebx = (L1_DTLB_4K_ASSOC << 24) | (L1_DTLB_4K_ENTRIES << 16) | \
2468 (L1_ITLB_4K_ASSOC << 8) | (L1_ITLB_4K_ENTRIES);
2469 *ecx = (L1D_SIZE_KB_AMD << 24) | (L1D_ASSOCIATIVITY_AMD << 16) | \
2470 (L1D_LINES_PER_TAG << 8) | (L1D_LINE_SIZE);
2471 *edx = (L1I_SIZE_KB_AMD << 24) | (L1I_ASSOCIATIVITY_AMD << 16) | \
2472 (L1I_LINES_PER_TAG << 8) | (L1I_LINE_SIZE);
2473 break;
2474 case 0x80000006:
2475 /* cache info (L2 cache) */
2476 if (cpu->cache_info_passthrough) {
2477 host_cpuid(index, 0, eax, ebx, ecx, edx);
2478 break;
2479 }
2480 *eax = (AMD_ENC_ASSOC(L2_DTLB_2M_ASSOC) << 28) | \
2481 (L2_DTLB_2M_ENTRIES << 16) | \
2482 (AMD_ENC_ASSOC(L2_ITLB_2M_ASSOC) << 12) | \
2483 (L2_ITLB_2M_ENTRIES);
2484 *ebx = (AMD_ENC_ASSOC(L2_DTLB_4K_ASSOC) << 28) | \
2485 (L2_DTLB_4K_ENTRIES << 16) | \
2486 (AMD_ENC_ASSOC(L2_ITLB_4K_ASSOC) << 12) | \
2487 (L2_ITLB_4K_ENTRIES);
2488 *ecx = (L2_SIZE_KB_AMD << 16) | \
2489 (AMD_ENC_ASSOC(L2_ASSOCIATIVITY) << 12) | \
2490 (L2_LINES_PER_TAG << 8) | (L2_LINE_SIZE);
2491 *edx = ((L3_SIZE_KB/512) << 18) | \
2492 (AMD_ENC_ASSOC(L3_ASSOCIATIVITY) << 12) | \
2493 (L3_LINES_PER_TAG << 8) | (L3_LINE_SIZE);
2494 break;
2495 case 0x80000007:
2496 *eax = 0;
2497 *ebx = 0;
2498 *ecx = 0;
2499 *edx = env->features[FEAT_8000_0007_EDX];
2500 break;
2501 case 0x80000008:
2502 /* virtual & phys address size in low 2 bytes. */
2503 /* XXX: This value must match the one used in the MMU code. */
2504 if (env->features[FEAT_8000_0001_EDX] & CPUID_EXT2_LM) {
2505 /* 64 bit processor */
2506 /* XXX: The physical address space is limited to 42 bits in exec.c. */
2507 *eax = 0x00003028; /* 48 bits virtual, 40 bits physical */
2508 } else {
2509 if (env->features[FEAT_1_EDX] & CPUID_PSE36) {
2510 *eax = 0x00000024; /* 36 bits physical */
2511 } else {
2512 *eax = 0x00000020; /* 32 bits physical */
2513 }
2514 }
2515 *ebx = 0;
2516 *ecx = 0;
2517 *edx = 0;
2518 if (cs->nr_cores * cs->nr_threads > 1) {
2519 *ecx |= (cs->nr_cores * cs->nr_threads) - 1;
2520 }
2521 break;
2522 case 0x8000000A:
2523 if (env->features[FEAT_8000_0001_ECX] & CPUID_EXT3_SVM) {
2524 *eax = 0x00000001; /* SVM Revision */
2525 *ebx = 0x00000010; /* nr of ASIDs */
2526 *ecx = 0;
2527 *edx = env->features[FEAT_SVM]; /* optional features */
2528 } else {
2529 *eax = 0;
2530 *ebx = 0;
2531 *ecx = 0;
2532 *edx = 0;
2533 }
2534 break;
2535 case 0xC0000000:
2536 *eax = env->cpuid_xlevel2;
2537 *ebx = 0;
2538 *ecx = 0;
2539 *edx = 0;
2540 break;
2541 case 0xC0000001:
2542 /* Support for VIA CPU's CPUID instruction */
2543 *eax = env->cpuid_version;
2544 *ebx = 0;
2545 *ecx = 0;
2546 *edx = env->features[FEAT_C000_0001_EDX];
2547 break;
2548 case 0xC0000002:
2549 case 0xC0000003:
2550 case 0xC0000004:
2551 /* Reserved for the future, and now filled with zero */
2552 *eax = 0;
2553 *ebx = 0;
2554 *ecx = 0;
2555 *edx = 0;
2556 break;
2557 default:
2558 /* reserved values: zero */
2559 *eax = 0;
2560 *ebx = 0;
2561 *ecx = 0;
2562 *edx = 0;
2563 break;
2564 }
2565 }
2566
2567 /* CPUClass::reset() */
2568 static void x86_cpu_reset(CPUState *s)
2569 {
2570 X86CPU *cpu = X86_CPU(s);
2571 X86CPUClass *xcc = X86_CPU_GET_CLASS(cpu);
2572 CPUX86State *env = &cpu->env;
2573 int i;
2574
2575 xcc->parent_reset(s);
2576
2577 memset(env, 0, offsetof(CPUX86State, cpuid_level));
2578
2579 tlb_flush(s, 1);
2580
2581 env->old_exception = -1;
2582
2583 /* init to reset state */
2584
2585 #ifdef CONFIG_SOFTMMU
2586 env->hflags |= HF_SOFTMMU_MASK;
2587 #endif
2588 env->hflags2 |= HF2_GIF_MASK;
2589
2590 cpu_x86_update_cr0(env, 0x60000010);
2591 env->a20_mask = ~0x0;
2592 env->smbase = 0x30000;
2593
2594 env->idt.limit = 0xffff;
2595 env->gdt.limit = 0xffff;
2596 env->ldt.limit = 0xffff;
2597 env->ldt.flags = DESC_P_MASK | (2 << DESC_TYPE_SHIFT);
2598 env->tr.limit = 0xffff;
2599 env->tr.flags = DESC_P_MASK | (11 << DESC_TYPE_SHIFT);
2600
2601 cpu_x86_load_seg_cache(env, R_CS, 0xf000, 0xffff0000, 0xffff,
2602 DESC_P_MASK | DESC_S_MASK | DESC_CS_MASK |
2603 DESC_R_MASK | DESC_A_MASK);
2604 cpu_x86_load_seg_cache(env, R_DS, 0, 0, 0xffff,
2605 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
2606 DESC_A_MASK);
2607 cpu_x86_load_seg_cache(env, R_ES, 0, 0, 0xffff,
2608 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
2609 DESC_A_MASK);
2610 cpu_x86_load_seg_cache(env, R_SS, 0, 0, 0xffff,
2611 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
2612 DESC_A_MASK);
2613 cpu_x86_load_seg_cache(env, R_FS, 0, 0, 0xffff,
2614 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
2615 DESC_A_MASK);
2616 cpu_x86_load_seg_cache(env, R_GS, 0, 0, 0xffff,
2617 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
2618 DESC_A_MASK);
2619
2620 env->eip = 0xfff0;
2621 env->regs[R_EDX] = env->cpuid_version;
2622
2623 env->eflags = 0x2;
2624
2625 /* FPU init */
2626 for (i = 0; i < 8; i++) {
2627 env->fptags[i] = 1;
2628 }
2629 cpu_set_fpuc(env, 0x37f);
2630
2631 env->mxcsr = 0x1f80;
2632 env->xstate_bv = XSTATE_FP | XSTATE_SSE;
2633
2634 env->pat = 0x0007040600070406ULL;
2635 env->msr_ia32_misc_enable = MSR_IA32_MISC_ENABLE_DEFAULT;
2636
2637 memset(env->dr, 0, sizeof(env->dr));
2638 env->dr[6] = DR6_FIXED_1;
2639 env->dr[7] = DR7_FIXED_1;
2640 cpu_breakpoint_remove_all(s, BP_CPU);
2641 cpu_watchpoint_remove_all(s, BP_CPU);
2642
2643 env->xcr0 = 1;
2644
2645 /*
2646 * SDM 11.11.5 requires:
2647 * - IA32_MTRR_DEF_TYPE MSR.E = 0
2648 * - IA32_MTRR_PHYSMASKn.V = 0
2649 * All other bits are undefined. For simplification, zero it all.
2650 */
2651 env->mtrr_deftype = 0;
2652 memset(env->mtrr_var, 0, sizeof(env->mtrr_var));
2653 memset(env->mtrr_fixed, 0, sizeof(env->mtrr_fixed));
2654
2655 #if !defined(CONFIG_USER_ONLY)
2656 /* We hard-wire the BSP to the first CPU. */
2657 if (s->cpu_index == 0) {
2658 apic_designate_bsp(cpu->apic_state);
2659 }
2660
2661 s->halted = !cpu_is_bsp(cpu);
2662
2663 if (kvm_enabled()) {
2664 kvm_arch_reset_vcpu(cpu);
2665 }
2666 #endif
2667 }
2668
2669 #ifndef CONFIG_USER_ONLY
2670 bool cpu_is_bsp(X86CPU *cpu)
2671 {
2672 return cpu_get_apic_base(cpu->apic_state) & MSR_IA32_APICBASE_BSP;
2673 }
2674
2675 /* TODO: remove me, when reset over QOM tree is implemented */
2676 static void x86_cpu_machine_reset_cb(void *opaque)
2677 {
2678 X86CPU *cpu = opaque;
2679 cpu_reset(CPU(cpu));
2680 }
2681 #endif
2682
2683 static void mce_init(X86CPU *cpu)
2684 {
2685 CPUX86State *cenv = &cpu->env;
2686 unsigned int bank;
2687
2688 if (((cenv->cpuid_version >> 8) & 0xf) >= 6
2689 && (cenv->features[FEAT_1_EDX] & (CPUID_MCE | CPUID_MCA)) ==
2690 (CPUID_MCE | CPUID_MCA)) {
2691 cenv->mcg_cap = MCE_CAP_DEF | MCE_BANKS_DEF;
2692 cenv->mcg_ctl = ~(uint64_t)0;
2693 for (bank = 0; bank < MCE_BANKS_DEF; bank++) {
2694 cenv->mce_banks[bank * 4] = ~(uint64_t)0;
2695 }
2696 }
2697 }
2698
2699 #ifndef CONFIG_USER_ONLY
2700 static void x86_cpu_apic_create(X86CPU *cpu, Error **errp)
2701 {
2702 DeviceState *dev = DEVICE(cpu);
2703 APICCommonState *apic;
2704 const char *apic_type = "apic";
2705
2706 if (kvm_irqchip_in_kernel()) {
2707 apic_type = "kvm-apic";
2708 } else if (xen_enabled()) {
2709 apic_type = "xen-apic";
2710 }
2711
2712 cpu->apic_state = qdev_try_create(qdev_get_parent_bus(dev), apic_type);
2713 if (cpu->apic_state == NULL) {
2714 error_setg(errp, "APIC device '%s' could not be created", apic_type);
2715 return;
2716 }
2717
2718 object_property_add_child(OBJECT(cpu), "apic",
2719 OBJECT(cpu->apic_state), NULL);
2720 qdev_prop_set_uint8(cpu->apic_state, "id", cpu->apic_id);
2721 /* TODO: convert to link<> */
2722 apic = APIC_COMMON(cpu->apic_state);
2723 apic->cpu = cpu;
2724 }
2725
2726 static void x86_cpu_apic_realize(X86CPU *cpu, Error **errp)
2727 {
2728 if (cpu->apic_state == NULL) {
2729 return;
2730 }
2731 object_property_set_bool(OBJECT(cpu->apic_state), true, "realized",
2732 errp);
2733 }
2734 #else
2735 static void x86_cpu_apic_realize(X86CPU *cpu, Error **errp)
2736 {
2737 }
2738 #endif
2739
2740
2741 #define IS_INTEL_CPU(env) ((env)->cpuid_vendor1 == CPUID_VENDOR_INTEL_1 && \
2742 (env)->cpuid_vendor2 == CPUID_VENDOR_INTEL_2 && \
2743 (env)->cpuid_vendor3 == CPUID_VENDOR_INTEL_3)
2744 #define IS_AMD_CPU(env) ((env)->cpuid_vendor1 == CPUID_VENDOR_AMD_1 && \
2745 (env)->cpuid_vendor2 == CPUID_VENDOR_AMD_2 && \
2746 (env)->cpuid_vendor3 == CPUID_VENDOR_AMD_3)
2747 static void x86_cpu_realizefn(DeviceState *dev, Error **errp)
2748 {
2749 CPUState *cs = CPU(dev);
2750 X86CPU *cpu = X86_CPU(dev);
2751 X86CPUClass *xcc = X86_CPU_GET_CLASS(dev);
2752 CPUX86State *env = &cpu->env;
2753 Error *local_err = NULL;
2754 static bool ht_warned;
2755
2756 if (cpu->apic_id < 0) {
2757 error_setg(errp, "apic-id property was not initialized properly");
2758 return;
2759 }
2760
2761 if (env->features[FEAT_7_0_EBX] && env->cpuid_level < 7) {
2762 env->cpuid_level = 7;
2763 }
2764
2765 /* On AMD CPUs, some CPUID[8000_0001].EDX bits must match the bits on
2766 * CPUID[1].EDX.
2767 */
2768 if (IS_AMD_CPU(env)) {
2769 env->features[FEAT_8000_0001_EDX] &= ~CPUID_EXT2_AMD_ALIASES;
2770 env->features[FEAT_8000_0001_EDX] |= (env->features[FEAT_1_EDX]
2771 & CPUID_EXT2_AMD_ALIASES);
2772 }
2773
2774
2775 if (x86_cpu_filter_features(cpu) && cpu->enforce_cpuid) {
2776 error_setg(&local_err,
2777 kvm_enabled() ?
2778 "Host doesn't support requested features" :
2779 "TCG doesn't support requested features");
2780 goto out;
2781 }
2782
2783 #ifndef CONFIG_USER_ONLY
2784 qemu_register_reset(x86_cpu_machine_reset_cb, cpu);
2785
2786 if (cpu->env.features[FEAT_1_EDX] & CPUID_APIC || smp_cpus > 1) {
2787 x86_cpu_apic_create(cpu, &local_err);
2788 if (local_err != NULL) {
2789 goto out;
2790 }
2791 }
2792 #endif
2793
2794 mce_init(cpu);
2795 qemu_init_vcpu(cs);
2796
2797 /* Only Intel CPUs support hyperthreading. Even though QEMU fixes this
2798 * issue by adjusting CPUID_0000_0001_EBX and CPUID_8000_0008_ECX
2799 * based on inputs (sockets,cores,threads), it is still better to gives
2800 * users a warning.
2801 *
2802 * NOTE: the following code has to follow qemu_init_vcpu(). Otherwise
2803 * cs->nr_threads hasn't be populated yet and the checking is incorrect.
2804 */
2805 if (!IS_INTEL_CPU(env) && cs->nr_threads > 1 && !ht_warned) {
2806 error_report("AMD CPU doesn't support hyperthreading. Please configure"
2807 " -smp options properly.");
2808 ht_warned = true;
2809 }
2810
2811 x86_cpu_apic_realize(cpu, &local_err);
2812 if (local_err != NULL) {
2813 goto out;
2814 }
2815 cpu_reset(cs);
2816
2817 xcc->parent_realize(dev, &local_err);
2818 out:
2819 if (local_err != NULL) {
2820 error_propagate(errp, local_err);
2821 return;
2822 }
2823 }
2824
2825 static void x86_cpu_initfn(Object *obj)
2826 {
2827 CPUState *cs = CPU(obj);
2828 X86CPU *cpu = X86_CPU(obj);
2829 X86CPUClass *xcc = X86_CPU_GET_CLASS(obj);
2830 CPUX86State *env = &cpu->env;
2831 static int inited;
2832
2833 cs->env_ptr = env;
2834 cpu_exec_init(env);
2835
2836 object_property_add(obj, "family", "int",
2837 x86_cpuid_version_get_family,
2838 x86_cpuid_version_set_family, NULL, NULL, NULL);
2839 object_property_add(obj, "model", "int",
2840 x86_cpuid_version_get_model,
2841 x86_cpuid_version_set_model, NULL, NULL, NULL);
2842 object_property_add(obj, "stepping", "int",
2843 x86_cpuid_version_get_stepping,
2844 x86_cpuid_version_set_stepping, NULL, NULL, NULL);
2845 object_property_add(obj, "level", "int",
2846 x86_cpuid_get_level,
2847 x86_cpuid_set_level, NULL, NULL, NULL);
2848 object_property_add(obj, "xlevel", "int",
2849 x86_cpuid_get_xlevel,
2850 x86_cpuid_set_xlevel, NULL, NULL, NULL);
2851 object_property_add_str(obj, "vendor",
2852 x86_cpuid_get_vendor,
2853 x86_cpuid_set_vendor, NULL);
2854 object_property_add_str(obj, "model-id",
2855 x86_cpuid_get_model_id,
2856 x86_cpuid_set_model_id, NULL);
2857 object_property_add(obj, "tsc-frequency", "int",
2858 x86_cpuid_get_tsc_freq,
2859 x86_cpuid_set_tsc_freq, NULL, NULL, NULL);
2860 object_property_add(obj, "apic-id", "int",
2861 x86_cpuid_get_apic_id,
2862 x86_cpuid_set_apic_id, NULL, NULL, NULL);
2863 object_property_add(obj, "feature-words", "X86CPUFeatureWordInfo",
2864 x86_cpu_get_feature_words,
2865 NULL, NULL, (void *)env->features, NULL);
2866 object_property_add(obj, "filtered-features", "X86CPUFeatureWordInfo",
2867 x86_cpu_get_feature_words,
2868 NULL, NULL, (void *)cpu->filtered_features, NULL);
2869
2870 cpu->hyperv_spinlock_attempts = HYPERV_SPINLOCK_NEVER_RETRY;
2871
2872 #ifndef CONFIG_USER_ONLY
2873 /* Any code creating new X86CPU objects have to set apic-id explicitly */
2874 cpu->apic_id = -1;
2875 #endif
2876
2877 x86_cpu_load_def(cpu, xcc->cpu_def, &error_abort);
2878
2879 /* init various static tables used in TCG mode */
2880 if (tcg_enabled() && !inited) {
2881 inited = 1;
2882 optimize_flags_init();
2883 }
2884 }
2885
2886 static int64_t x86_cpu_get_arch_id(CPUState *cs)
2887 {
2888 X86CPU *cpu = X86_CPU(cs);
2889
2890 return cpu->apic_id;
2891 }
2892
2893 static bool x86_cpu_get_paging_enabled(const CPUState *cs)
2894 {
2895 X86CPU *cpu = X86_CPU(cs);
2896
2897 return cpu->env.cr[0] & CR0_PG_MASK;
2898 }
2899
2900 static void x86_cpu_set_pc(CPUState *cs, vaddr value)
2901 {
2902 X86CPU *cpu = X86_CPU(cs);
2903
2904 cpu->env.eip = value;
2905 }
2906
2907 static void x86_cpu_synchronize_from_tb(CPUState *cs, TranslationBlock *tb)
2908 {
2909 X86CPU *cpu = X86_CPU(cs);
2910
2911 cpu->env.eip = tb->pc - tb->cs_base;
2912 }
2913
2914 static bool x86_cpu_has_work(CPUState *cs)
2915 {
2916 X86CPU *cpu = X86_CPU(cs);
2917 CPUX86State *env = &cpu->env;
2918
2919 #if !defined(CONFIG_USER_ONLY)
2920 if (cs->interrupt_request & CPU_INTERRUPT_POLL) {
2921 apic_poll_irq(cpu->apic_state);
2922 cpu_reset_interrupt(cs, CPU_INTERRUPT_POLL);
2923 }
2924 #endif
2925
2926 return ((cs->interrupt_request & CPU_INTERRUPT_HARD) &&
2927 (env->eflags & IF_MASK)) ||
2928 (cs->interrupt_request & (CPU_INTERRUPT_NMI |
2929 CPU_INTERRUPT_INIT |
2930 CPU_INTERRUPT_SIPI |
2931 CPU_INTERRUPT_MCE));
2932 }
2933
2934 static Property x86_cpu_properties[] = {
2935 DEFINE_PROP_BOOL("pmu", X86CPU, enable_pmu, false),
2936 { .name = "hv-spinlocks", .info = &qdev_prop_spinlocks },
2937 DEFINE_PROP_BOOL("hv-relaxed", X86CPU, hyperv_relaxed_timing, false),
2938 DEFINE_PROP_BOOL("hv-vapic", X86CPU, hyperv_vapic, false),
2939 DEFINE_PROP_BOOL("hv-time", X86CPU, hyperv_time, false),
2940 DEFINE_PROP_BOOL("check", X86CPU, check_cpuid, false),
2941 DEFINE_PROP_BOOL("enforce", X86CPU, enforce_cpuid, false),
2942 DEFINE_PROP_BOOL("kvm", X86CPU, expose_kvm, true),
2943 DEFINE_PROP_END_OF_LIST()
2944 };
2945
2946 static void x86_cpu_common_class_init(ObjectClass *oc, void *data)
2947 {
2948 X86CPUClass *xcc = X86_CPU_CLASS(oc);
2949 CPUClass *cc = CPU_CLASS(oc);
2950 DeviceClass *dc = DEVICE_CLASS(oc);
2951
2952 xcc->parent_realize = dc->realize;
2953 dc->realize = x86_cpu_realizefn;
2954 dc->bus_type = TYPE_ICC_BUS;
2955 dc->props = x86_cpu_properties;
2956
2957 xcc->parent_reset = cc->reset;
2958 cc->reset = x86_cpu_reset;
2959 cc->reset_dump_flags = CPU_DUMP_FPU | CPU_DUMP_CCOP;
2960
2961 cc->class_by_name = x86_cpu_class_by_name;
2962 cc->parse_features = x86_cpu_parse_featurestr;
2963 cc->has_work = x86_cpu_has_work;
2964 cc->do_interrupt = x86_cpu_do_interrupt;
2965 cc->cpu_exec_interrupt = x86_cpu_exec_interrupt;
2966 cc->dump_state = x86_cpu_dump_state;
2967 cc->set_pc = x86_cpu_set_pc;
2968 cc->synchronize_from_tb = x86_cpu_synchronize_from_tb;
2969 cc->gdb_read_register = x86_cpu_gdb_read_register;
2970 cc->gdb_write_register = x86_cpu_gdb_write_register;
2971 cc->get_arch_id = x86_cpu_get_arch_id;
2972 cc->get_paging_enabled = x86_cpu_get_paging_enabled;
2973 #ifdef CONFIG_USER_ONLY
2974 cc->handle_mmu_fault = x86_cpu_handle_mmu_fault;
2975 #else
2976 cc->get_memory_mapping = x86_cpu_get_memory_mapping;
2977 cc->get_phys_page_debug = x86_cpu_get_phys_page_debug;
2978 cc->write_elf64_note = x86_cpu_write_elf64_note;
2979 cc->write_elf64_qemunote = x86_cpu_write_elf64_qemunote;
2980 cc->write_elf32_note = x86_cpu_write_elf32_note;
2981 cc->write_elf32_qemunote = x86_cpu_write_elf32_qemunote;
2982 cc->vmsd = &vmstate_x86_cpu;
2983 #endif
2984 cc->gdb_num_core_regs = CPU_NB_REGS * 2 + 25;
2985 #ifndef CONFIG_USER_ONLY
2986 cc->debug_excp_handler = breakpoint_handler;
2987 #endif
2988 cc->cpu_exec_enter = x86_cpu_exec_enter;
2989 cc->cpu_exec_exit = x86_cpu_exec_exit;
2990 }
2991
2992 static const TypeInfo x86_cpu_type_info = {
2993 .name = TYPE_X86_CPU,
2994 .parent = TYPE_CPU,
2995 .instance_size = sizeof(X86CPU),
2996 .instance_init = x86_cpu_initfn,
2997 .abstract = true,
2998 .class_size = sizeof(X86CPUClass),
2999 .class_init = x86_cpu_common_class_init,
3000 };
3001
3002 static void x86_cpu_register_types(void)
3003 {
3004 int i;
3005
3006 type_register_static(&x86_cpu_type_info);
3007 for (i = 0; i < ARRAY_SIZE(builtin_x86_defs); i++) {
3008 x86_register_cpudef_type(&builtin_x86_defs[i]);
3009 }
3010 #ifdef CONFIG_KVM
3011 type_register_static(&host_x86_cpu_type_info);
3012 #endif
3013 }
3014
3015 type_init(x86_cpu_register_types)
AR7 emulation for QEMU