pcie_root_port: Allow ACS to be disabled
[qemu/ar7.git] / hw / sh4 / shix.c
blob6a1c7238e90a431cb7f8fbd215157d60a153dc9c
1 /*
2 * SHIX 2.0 board description
4 * Copyright (c) 2005 Samuel Tardieu
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
25 Shix 2.0 board by Alexis Polti, described at
26 https://web.archive.org/web/20070917001736/perso.enst.fr/~polti/realisations/shix20
28 More information in target/sh4/README.sh4
30 #include "qemu/osdep.h"
31 #include "qapi/error.h"
32 #include "cpu.h"
33 #include "hw/hw.h"
34 #include "hw/sh4/sh.h"
35 #include "sysemu/sysemu.h"
36 #include "sysemu/qtest.h"
37 #include "hw/boards.h"
38 #include "hw/loader.h"
39 #include "exec/address-spaces.h"
40 #include "qemu/error-report.h"
42 #define BIOS_FILENAME "shix_bios.bin"
43 #define BIOS_ADDRESS 0xA0000000
45 static void shix_init(MachineState *machine)
47 int ret;
48 SuperHCPU *cpu;
49 struct SH7750State *s;
50 MemoryRegion *sysmem = get_system_memory();
51 MemoryRegion *rom = g_new(MemoryRegion, 1);
52 MemoryRegion *sdram = g_new(MemoryRegion, 2);
54 cpu = SUPERH_CPU(cpu_create(machine->cpu_type));
56 /* Allocate memory space */
57 memory_region_init_ram(rom, NULL, "shix.rom", 0x4000, &error_fatal);
58 memory_region_set_readonly(rom, true);
59 memory_region_add_subregion(sysmem, 0x00000000, rom);
60 memory_region_init_ram(&sdram[0], NULL, "shix.sdram1", 0x01000000,
61 &error_fatal);
62 memory_region_add_subregion(sysmem, 0x08000000, &sdram[0]);
63 memory_region_init_ram(&sdram[1], NULL, "shix.sdram2", 0x01000000,
64 &error_fatal);
65 memory_region_add_subregion(sysmem, 0x0c000000, &sdram[1]);
67 /* Load BIOS in 0 (and access it through P2, 0xA0000000) */
68 if (bios_name == NULL)
69 bios_name = BIOS_FILENAME;
70 ret = load_image_targphys(bios_name, 0, 0x4000);
71 if (ret < 0 && !qtest_enabled()) {
72 error_report("Could not load SHIX bios '%s'", bios_name);
73 exit(1);
76 /* Register peripherals */
77 s = sh7750_init(cpu, sysmem);
78 /* XXXXX Check success */
79 tc58128_init(s, "shix_linux_nand.bin", NULL);
82 static void shix_machine_init(MachineClass *mc)
84 mc->desc = "shix card";
85 mc->init = shix_init;
86 mc->is_default = 1;
87 mc->default_cpu_type = TYPE_SH7750R_CPU;
90 DEFINE_MACHINE("shix", shix_machine_init)