hw/riscv: opentitan: Expose the resetvec as a SoC property
[qemu/ar7.git] / backends / trace.h
blob77fe57f36ca5dbb87f24de526c6192dcfb247cf7
1 #include "trace/trace-backends.h"