target-arm: Recognize UXTB, UXTH, LSR, LSL
[qemu/ar7.git] / target-tricore / Makefile.objs
blob21e820d8f92fb28702c8c7d6ab404d7fbe37a1c3
1 obj-y += translate.o helper.o cpu.o op_helper.o