hw/riscv: Make CPU config error handling generous (sifive_e/u/opentitan)
[qemu/ar7.git] / util / trace.h
blob86ff7a390caf2d46b96171aa943ae1de29bbab29
1 #include "trace/trace-util.h"