hw/riscv: Make CPU config error handling generous (sifive_e/u/opentitan)
[qemu/ar7.git] / qom / trace.h
blobf2895e699ba8bb1310fa1b2b2dfa7326f323a142
1 #include "trace/trace-qom.h"