?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
hw/riscv: microchip_pfsoc: Hook the I2C1 controller
[qemu/ar7.git] / hw / riscv / microchip_pfsoc.c
blob37ac46a1afe4d5f47a8609fe0b7a59f7b7c5c7e8
1 /*
2 * QEMU RISC-V Board Compatible with Microchip PolarFire SoC Icicle Kit
3 *
4 * Copyright (c) 2020 Wind River Systems, Inc.
5 *
6 * Author:
7 * Bin Meng <bin.meng@windriver.com>
8 *
9 * Provides a board compatible with the Microchip PolarFire SoC Icicle Kit
10 *
11 * 0) CLINT (Core Level Interruptor)
12 * 1) PLIC (Platform Level Interrupt Controller)
13 * 2) eNVM (Embedded Non-Volatile Memory)
14 * 3) MMUARTs (Multi-Mode UART)
15 * 4) Cadence eMMC/SDHC controller and an SD card connected to it
16 * 5) SiFive Platform DMA (Direct Memory Access Controller)
17 * 6) GEM (Gigabit Ethernet MAC Controller)
18 * 7) DMC (DDR Memory Controller)
19 * 8) IOSCB modules
20 *
21 * This board currently generates devicetree dynamically that indicates at least
22 * two harts and up to five harts.
23 *
24 * This program is free software; you can redistribute it and/or modify it
25 * under the terms and conditions of the GNU General Public License,
26 * version 2 or later, as published by the Free Software Foundation.
27 *
28 * This program is distributed in the hope it will be useful, but WITHOUT
29 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
30 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
31 * more details.
32 *
33 * You should have received a copy of the GNU General Public License along with
34 * this program. If not, see <http://www.gnu.org/licenses/>.
35 */
36
37 #include "qemu/osdep.h"
38 #include "qemu/error-report.h"
39 #include "qemu/log.h"
40 #include "qemu/units.h"
41 #include "qemu/cutils.h"
42 #include "qapi/error.h"
43 #include "hw/boards.h"
44 #include "hw/irq.h"
45 #include "hw/loader.h"
46 #include "hw/sysbus.h"
47 #include "chardev/char.h"
48 #include "hw/cpu/cluster.h"
49 #include "target/riscv/cpu.h"
50 #include "hw/misc/unimp.h"
51 #include "hw/riscv/boot.h"
52 #include "hw/riscv/riscv_hart.h"
53 #include "hw/riscv/microchip_pfsoc.h"
54 #include "hw/intc/sifive_clint.h"
55 #include "hw/intc/sifive_plic.h"
56 #include "sysemu/sysemu.h"
57
58 /*
59 * The BIOS image used by this machine is called Hart Software Services (HSS).
60 * See https://github.com/polarfire-soc/hart-software-services
61 */
62 #define BIOS_FILENAME "hss.bin"
63 #define RESET_VECTOR 0x20220000
64
65 /* CLINT timebase frequency */
66 #define CLINT_TIMEBASE_FREQ 1000000
67
68 /* GEM version */
69 #define GEM_REVISION 0x0107010c
70
71 /*
72 * The complete description of the whole PolarFire SoC memory map is scattered
73 * in different documents. There are several places to look at for memory maps:
74 *
75 * 1 Chapter 11 "MSS Memory Map", in the doc "UG0880: PolarFire SoC FPGA
76 * Microprocessor Subsystem (MSS) User Guide", which can be downloaded from
77 * https://www.microsemi.com/document-portal/doc_download/
78 * 1244570-ug0880-polarfire-soc-fpga-microprocessor-subsystem-mss-user-guide,
79 * describes the whole picture of the PolarFire SoC memory map.
80 *
81 * 2 A zip file for PolarFire soC memory map, which can be downloaded from
82 * https://www.microsemi.com/document-portal/doc_download/
83 * 1244581-polarfire-soc-register-map, contains the following 2 major parts:
84 * - Register Map/PF_SoC_RegMap_V1_1/pfsoc_regmap.htm
85 * describes the complete integrated peripherals memory map
86 * - Register Map/PF_SoC_RegMap_V1_1/MPFS250T/mpfs250t_ioscb_memmap_dri.htm
87 * describes the complete IOSCB modules memory maps
88 */
89 static const struct MemmapEntry {
90 hwaddr base;
91 hwaddr size;
92 } microchip_pfsoc_memmap[] = {
93 [MICROCHIP_PFSOC_RSVD0] = { 0x0, 0x100 },
94 [MICROCHIP_PFSOC_DEBUG] = { 0x100, 0xf00 },
95 [MICROCHIP_PFSOC_E51_DTIM] = { 0x1000000, 0x2000 },
96 [MICROCHIP_PFSOC_BUSERR_UNIT0] = { 0x1700000, 0x1000 },
97 [MICROCHIP_PFSOC_BUSERR_UNIT1] = { 0x1701000, 0x1000 },
98 [MICROCHIP_PFSOC_BUSERR_UNIT2] = { 0x1702000, 0x1000 },
99 [MICROCHIP_PFSOC_BUSERR_UNIT3] = { 0x1703000, 0x1000 },
100 [MICROCHIP_PFSOC_BUSERR_UNIT4] = { 0x1704000, 0x1000 },
101 [MICROCHIP_PFSOC_CLINT] = { 0x2000000, 0x10000 },
102 [MICROCHIP_PFSOC_L2CC] = { 0x2010000, 0x1000 },
103 [MICROCHIP_PFSOC_DMA] = { 0x3000000, 0x100000 },
104 [MICROCHIP_PFSOC_L2LIM] = { 0x8000000, 0x2000000 },
105 [MICROCHIP_PFSOC_PLIC] = { 0xc000000, 0x4000000 },
106 [MICROCHIP_PFSOC_MMUART0] = { 0x20000000, 0x1000 },
107 [MICROCHIP_PFSOC_SYSREG] = { 0x20002000, 0x2000 },
108 [MICROCHIP_PFSOC_MPUCFG] = { 0x20005000, 0x1000 },
109 [MICROCHIP_PFSOC_DDR_SGMII_PHY] = { 0x20007000, 0x1000 },
110 [MICROCHIP_PFSOC_EMMC_SD] = { 0x20008000, 0x1000 },
111 [MICROCHIP_PFSOC_DDR_CFG] = { 0x20080000, 0x40000 },
112 [MICROCHIP_PFSOC_MMUART1] = { 0x20100000, 0x1000 },
113 [MICROCHIP_PFSOC_MMUART2] = { 0x20102000, 0x1000 },
114 [MICROCHIP_PFSOC_MMUART3] = { 0x20104000, 0x1000 },
115 [MICROCHIP_PFSOC_MMUART4] = { 0x20106000, 0x1000 },
116 [MICROCHIP_PFSOC_I2C1] = { 0x2010b000, 0x1000 },
117 [MICROCHIP_PFSOC_GEM0] = { 0x20110000, 0x2000 },
118 [MICROCHIP_PFSOC_GEM1] = { 0x20112000, 0x2000 },
119 [MICROCHIP_PFSOC_GPIO0] = { 0x20120000, 0x1000 },
120 [MICROCHIP_PFSOC_GPIO1] = { 0x20121000, 0x1000 },
121 [MICROCHIP_PFSOC_GPIO2] = { 0x20122000, 0x1000 },
122 [MICROCHIP_PFSOC_ENVM_CFG] = { 0x20200000, 0x1000 },
123 [MICROCHIP_PFSOC_ENVM_DATA] = { 0x20220000, 0x20000 },
124 [MICROCHIP_PFSOC_IOSCB] = { 0x30000000, 0x10000000 },
125 [MICROCHIP_PFSOC_DRAM_LO] = { 0x80000000, 0x40000000 },
126 [MICROCHIP_PFSOC_DRAM_LO_ALIAS] = { 0xc0000000, 0x40000000 },
127 [MICROCHIP_PFSOC_DRAM_HI] = { 0x1000000000, 0x0 },
128 [MICROCHIP_PFSOC_DRAM_HI_ALIAS] = { 0x1400000000, 0x0 },
129 };
130
131 static void microchip_pfsoc_soc_instance_init(Object *obj)
132 {
133 MachineState *ms = MACHINE(qdev_get_machine());
134 MicrochipPFSoCState *s = MICROCHIP_PFSOC(obj);
135
136 object_initialize_child(obj, "e-cluster", &s->e_cluster, TYPE_CPU_CLUSTER);
137 qdev_prop_set_uint32(DEVICE(&s->e_cluster), "cluster-id", 0);
138
139 object_initialize_child(OBJECT(&s->e_cluster), "e-cpus", &s->e_cpus,
140 TYPE_RISCV_HART_ARRAY);
141 qdev_prop_set_uint32(DEVICE(&s->e_cpus), "num-harts", 1);
142 qdev_prop_set_uint32(DEVICE(&s->e_cpus), "hartid-base", 0);
143 qdev_prop_set_string(DEVICE(&s->e_cpus), "cpu-type",
144 TYPE_RISCV_CPU_SIFIVE_E51);
145 qdev_prop_set_uint64(DEVICE(&s->e_cpus), "resetvec", RESET_VECTOR);
146
147 object_initialize_child(obj, "u-cluster", &s->u_cluster, TYPE_CPU_CLUSTER);
148 qdev_prop_set_uint32(DEVICE(&s->u_cluster), "cluster-id", 1);
149
150 object_initialize_child(OBJECT(&s->u_cluster), "u-cpus", &s->u_cpus,
151 TYPE_RISCV_HART_ARRAY);
152 qdev_prop_set_uint32(DEVICE(&s->u_cpus), "num-harts", ms->smp.cpus - 1);
153 qdev_prop_set_uint32(DEVICE(&s->u_cpus), "hartid-base", 1);
154 qdev_prop_set_string(DEVICE(&s->u_cpus), "cpu-type",
155 TYPE_RISCV_CPU_SIFIVE_U54);
156 qdev_prop_set_uint64(DEVICE(&s->u_cpus), "resetvec", RESET_VECTOR);
157
158 object_initialize_child(obj, "dma-controller", &s->dma,
159 TYPE_SIFIVE_PDMA);
160
161 object_initialize_child(obj, "sysreg", &s->sysreg,
162 TYPE_MCHP_PFSOC_SYSREG);
163
164 object_initialize_child(obj, "ddr-sgmii-phy", &s->ddr_sgmii_phy,
165 TYPE_MCHP_PFSOC_DDR_SGMII_PHY);
166 object_initialize_child(obj, "ddr-cfg", &s->ddr_cfg,
167 TYPE_MCHP_PFSOC_DDR_CFG);
168
169 object_initialize_child(obj, "gem0", &s->gem0, TYPE_CADENCE_GEM);
170 object_initialize_child(obj, "gem1", &s->gem1, TYPE_CADENCE_GEM);
171
172 object_initialize_child(obj, "sd-controller", &s->sdhci,
173 TYPE_CADENCE_SDHCI);
174
175 object_initialize_child(obj, "ioscb", &s->ioscb, TYPE_MCHP_PFSOC_IOSCB);
176 }
177
178 static void microchip_pfsoc_soc_realize(DeviceState *dev, Error **errp)
179 {
180 MachineState *ms = MACHINE(qdev_get_machine());
181 MicrochipPFSoCState *s = MICROCHIP_PFSOC(dev);
182 const struct MemmapEntry *memmap = microchip_pfsoc_memmap;
183 MemoryRegion *system_memory = get_system_memory();
184 MemoryRegion *rsvd0_mem = g_new(MemoryRegion, 1);
185 MemoryRegion *e51_dtim_mem = g_new(MemoryRegion, 1);
186 MemoryRegion *l2lim_mem = g_new(MemoryRegion, 1);
187 MemoryRegion *envm_data = g_new(MemoryRegion, 1);
188 char *plic_hart_config;
189 size_t plic_hart_config_len;
190 NICInfo *nd;
191 int i;
192
193 sysbus_realize(SYS_BUS_DEVICE(&s->e_cpus), &error_abort);
194 sysbus_realize(SYS_BUS_DEVICE(&s->u_cpus), &error_abort);
195 /*
196 * The cluster must be realized after the RISC-V hart array container,
197 * as the container's CPU object is only created on realize, and the
198 * CPU must exist and have been parented into the cluster before the
199 * cluster is realized.
200 */
201 qdev_realize(DEVICE(&s->e_cluster), NULL, &error_abort);
202 qdev_realize(DEVICE(&s->u_cluster), NULL, &error_abort);
203
204 /* Reserved Memory at address 0 */
205 memory_region_init_ram(rsvd0_mem, NULL, "microchip.pfsoc.rsvd0_mem",
206 memmap[MICROCHIP_PFSOC_RSVD0].size, &error_fatal);
207 memory_region_add_subregion(system_memory,
208 memmap[MICROCHIP_PFSOC_RSVD0].base,
209 rsvd0_mem);
210
211 /* E51 DTIM */
212 memory_region_init_ram(e51_dtim_mem, NULL, "microchip.pfsoc.e51_dtim_mem",
213 memmap[MICROCHIP_PFSOC_E51_DTIM].size, &error_fatal);
214 memory_region_add_subregion(system_memory,
215 memmap[MICROCHIP_PFSOC_E51_DTIM].base,
216 e51_dtim_mem);
217
218 /* Bus Error Units */
219 create_unimplemented_device("microchip.pfsoc.buserr_unit0_mem",
220 memmap[MICROCHIP_PFSOC_BUSERR_UNIT0].base,
221 memmap[MICROCHIP_PFSOC_BUSERR_UNIT0].size);
222 create_unimplemented_device("microchip.pfsoc.buserr_unit1_mem",
223 memmap[MICROCHIP_PFSOC_BUSERR_UNIT1].base,
224 memmap[MICROCHIP_PFSOC_BUSERR_UNIT1].size);
225 create_unimplemented_device("microchip.pfsoc.buserr_unit2_mem",
226 memmap[MICROCHIP_PFSOC_BUSERR_UNIT2].base,
227 memmap[MICROCHIP_PFSOC_BUSERR_UNIT2].size);
228 create_unimplemented_device("microchip.pfsoc.buserr_unit3_mem",
229 memmap[MICROCHIP_PFSOC_BUSERR_UNIT3].base,
230 memmap[MICROCHIP_PFSOC_BUSERR_UNIT3].size);
231 create_unimplemented_device("microchip.pfsoc.buserr_unit4_mem",
232 memmap[MICROCHIP_PFSOC_BUSERR_UNIT4].base,
233 memmap[MICROCHIP_PFSOC_BUSERR_UNIT4].size);
234
235 /* CLINT */
236 sifive_clint_create(memmap[MICROCHIP_PFSOC_CLINT].base,
237 memmap[MICROCHIP_PFSOC_CLINT].size, 0, ms->smp.cpus,
238 SIFIVE_SIP_BASE, SIFIVE_TIMECMP_BASE, SIFIVE_TIME_BASE,
239 CLINT_TIMEBASE_FREQ, false);
240
241 /* L2 cache controller */
242 create_unimplemented_device("microchip.pfsoc.l2cc",
243 memmap[MICROCHIP_PFSOC_L2CC].base, memmap[MICROCHIP_PFSOC_L2CC].size);
244
245 /*
246 * Add L2-LIM at reset size.
247 * This should be reduced in size as the L2 Cache Controller WayEnable
248 * register is incremented. Unfortunately I don't see a nice (or any) way
249 * to handle reducing or blocking out the L2 LIM while still allowing it
250 * be re returned to all enabled after a reset. For the time being, just
251 * leave it enabled all the time. This won't break anything, but will be
252 * too generous to misbehaving guests.
253 */
254 memory_region_init_ram(l2lim_mem, NULL, "microchip.pfsoc.l2lim",
255 memmap[MICROCHIP_PFSOC_L2LIM].size, &error_fatal);
256 memory_region_add_subregion(system_memory,
257 memmap[MICROCHIP_PFSOC_L2LIM].base,
258 l2lim_mem);
259
260 /* create PLIC hart topology configuration string */
261 plic_hart_config_len = (strlen(MICROCHIP_PFSOC_PLIC_HART_CONFIG) + 1) *
262 ms->smp.cpus;
263 plic_hart_config = g_malloc0(plic_hart_config_len);
264 for (i = 0; i < ms->smp.cpus; i++) {
265 if (i != 0) {
266 strncat(plic_hart_config, "," MICROCHIP_PFSOC_PLIC_HART_CONFIG,
267 plic_hart_config_len);
268 } else {
269 strncat(plic_hart_config, "M", plic_hart_config_len);
270 }
271 plic_hart_config_len -= (strlen(MICROCHIP_PFSOC_PLIC_HART_CONFIG) + 1);
272 }
273
274 /* PLIC */
275 s->plic = sifive_plic_create(memmap[MICROCHIP_PFSOC_PLIC].base,
276 plic_hart_config, 0,
277 MICROCHIP_PFSOC_PLIC_NUM_SOURCES,
278 MICROCHIP_PFSOC_PLIC_NUM_PRIORITIES,
279 MICROCHIP_PFSOC_PLIC_PRIORITY_BASE,
280 MICROCHIP_PFSOC_PLIC_PENDING_BASE,
281 MICROCHIP_PFSOC_PLIC_ENABLE_BASE,
282 MICROCHIP_PFSOC_PLIC_ENABLE_STRIDE,
283 MICROCHIP_PFSOC_PLIC_CONTEXT_BASE,
284 MICROCHIP_PFSOC_PLIC_CONTEXT_STRIDE,
285 memmap[MICROCHIP_PFSOC_PLIC].size);
286 g_free(plic_hart_config);
287
288 /* DMA */
289 sysbus_realize(SYS_BUS_DEVICE(&s->dma), errp);
290 sysbus_mmio_map(SYS_BUS_DEVICE(&s->dma), 0,
291 memmap[MICROCHIP_PFSOC_DMA].base);
292 for (i = 0; i < SIFIVE_PDMA_IRQS; i++) {
293 sysbus_connect_irq(SYS_BUS_DEVICE(&s->dma), i,
294 qdev_get_gpio_in(DEVICE(s->plic),
295 MICROCHIP_PFSOC_DMA_IRQ0 + i));
296 }
297
298 /* SYSREG */
299 sysbus_realize(SYS_BUS_DEVICE(&s->sysreg), errp);
300 sysbus_mmio_map(SYS_BUS_DEVICE(&s->sysreg), 0,
301 memmap[MICROCHIP_PFSOC_SYSREG].base);
302
303 /* MPUCFG */
304 create_unimplemented_device("microchip.pfsoc.mpucfg",
305 memmap[MICROCHIP_PFSOC_MPUCFG].base,
306 memmap[MICROCHIP_PFSOC_MPUCFG].size);
307
308 /* DDR SGMII PHY */
309 sysbus_realize(SYS_BUS_DEVICE(&s->ddr_sgmii_phy), errp);
310 sysbus_mmio_map(SYS_BUS_DEVICE(&s->ddr_sgmii_phy), 0,
311 memmap[MICROCHIP_PFSOC_DDR_SGMII_PHY].base);
312
313 /* DDR CFG */
314 sysbus_realize(SYS_BUS_DEVICE(&s->ddr_cfg), errp);
315 sysbus_mmio_map(SYS_BUS_DEVICE(&s->ddr_cfg), 0,
316 memmap[MICROCHIP_PFSOC_DDR_CFG].base);
317
318 /* SDHCI */
319 sysbus_realize(SYS_BUS_DEVICE(&s->sdhci), errp);
320 sysbus_mmio_map(SYS_BUS_DEVICE(&s->sdhci), 0,
321 memmap[MICROCHIP_PFSOC_EMMC_SD].base);
322 sysbus_connect_irq(SYS_BUS_DEVICE(&s->sdhci), 0,
323 qdev_get_gpio_in(DEVICE(s->plic), MICROCHIP_PFSOC_EMMC_SD_IRQ));
324
325 /* MMUARTs */
326 s->serial0 = mchp_pfsoc_mmuart_create(system_memory,
327 memmap[MICROCHIP_PFSOC_MMUART0].base,
328 qdev_get_gpio_in(DEVICE(s->plic), MICROCHIP_PFSOC_MMUART0_IRQ),
329 serial_hd(0));
330 s->serial1 = mchp_pfsoc_mmuart_create(system_memory,
331 memmap[MICROCHIP_PFSOC_MMUART1].base,
332 qdev_get_gpio_in(DEVICE(s->plic), MICROCHIP_PFSOC_MMUART1_IRQ),
333 serial_hd(1));
334 s->serial2 = mchp_pfsoc_mmuart_create(system_memory,
335 memmap[MICROCHIP_PFSOC_MMUART2].base,
336 qdev_get_gpio_in(DEVICE(s->plic), MICROCHIP_PFSOC_MMUART2_IRQ),
337 serial_hd(2));
338 s->serial3 = mchp_pfsoc_mmuart_create(system_memory,
339 memmap[MICROCHIP_PFSOC_MMUART3].base,
340 qdev_get_gpio_in(DEVICE(s->plic), MICROCHIP_PFSOC_MMUART3_IRQ),
341 serial_hd(3));
342 s->serial4 = mchp_pfsoc_mmuart_create(system_memory,
343 memmap[MICROCHIP_PFSOC_MMUART4].base,
344 qdev_get_gpio_in(DEVICE(s->plic), MICROCHIP_PFSOC_MMUART4_IRQ),
345 serial_hd(4));
346
347 /* I2C1 */
348 create_unimplemented_device("microchip.pfsoc.i2c1",
349 memmap[MICROCHIP_PFSOC_I2C1].base,
350 memmap[MICROCHIP_PFSOC_I2C1].size);
351
352 /* GEMs */
353
354 nd = &nd_table[0];
355 if (nd->used) {
356 qemu_check_nic_model(nd, TYPE_CADENCE_GEM);
357 qdev_set_nic_properties(DEVICE(&s->gem0), nd);
358 }
359 nd = &nd_table[1];
360 if (nd->used) {
361 qemu_check_nic_model(nd, TYPE_CADENCE_GEM);
362 qdev_set_nic_properties(DEVICE(&s->gem1), nd);
363 }
364
365 object_property_set_int(OBJECT(&s->gem0), "revision", GEM_REVISION, errp);
366 object_property_set_int(OBJECT(&s->gem0), "phy-addr", 8, errp);
367 sysbus_realize(SYS_BUS_DEVICE(&s->gem0), errp);
368 sysbus_mmio_map(SYS_BUS_DEVICE(&s->gem0), 0,
369 memmap[MICROCHIP_PFSOC_GEM0].base);
370 sysbus_connect_irq(SYS_BUS_DEVICE(&s->gem0), 0,
371 qdev_get_gpio_in(DEVICE(s->plic), MICROCHIP_PFSOC_GEM0_IRQ));
372
373 object_property_set_int(OBJECT(&s->gem1), "revision", GEM_REVISION, errp);
374 object_property_set_int(OBJECT(&s->gem1), "phy-addr", 9, errp);
375 sysbus_realize(SYS_BUS_DEVICE(&s->gem1), errp);
376 sysbus_mmio_map(SYS_BUS_DEVICE(&s->gem1), 0,
377 memmap[MICROCHIP_PFSOC_GEM1].base);
378 sysbus_connect_irq(SYS_BUS_DEVICE(&s->gem1), 0,
379 qdev_get_gpio_in(DEVICE(s->plic), MICROCHIP_PFSOC_GEM1_IRQ));
380
381 /* GPIOs */
382 create_unimplemented_device("microchip.pfsoc.gpio0",
383 memmap[MICROCHIP_PFSOC_GPIO0].base,
384 memmap[MICROCHIP_PFSOC_GPIO0].size);
385 create_unimplemented_device("microchip.pfsoc.gpio1",
386 memmap[MICROCHIP_PFSOC_GPIO1].base,
387 memmap[MICROCHIP_PFSOC_GPIO1].size);
388 create_unimplemented_device("microchip.pfsoc.gpio2",
389 memmap[MICROCHIP_PFSOC_GPIO2].base,
390 memmap[MICROCHIP_PFSOC_GPIO2].size);
391
392 /* eNVM */
393 memory_region_init_rom(envm_data, OBJECT(dev), "microchip.pfsoc.envm.data",
394 memmap[MICROCHIP_PFSOC_ENVM_DATA].size,
395 &error_fatal);
396 memory_region_add_subregion(system_memory,
397 memmap[MICROCHIP_PFSOC_ENVM_DATA].base,
398 envm_data);
399
400 /* IOSCB */
401 sysbus_realize(SYS_BUS_DEVICE(&s->ioscb), errp);
402 sysbus_mmio_map(SYS_BUS_DEVICE(&s->ioscb), 0,
403 memmap[MICROCHIP_PFSOC_IOSCB].base);
404 }
405
406 static void microchip_pfsoc_soc_class_init(ObjectClass *oc, void *data)
407 {
408 DeviceClass *dc = DEVICE_CLASS(oc);
409
410 dc->realize = microchip_pfsoc_soc_realize;
411 /* Reason: Uses serial_hds in realize function, thus can't be used twice */
412 dc->user_creatable = false;
413 }
414
415 static const TypeInfo microchip_pfsoc_soc_type_info = {
416 .name = TYPE_MICROCHIP_PFSOC,
417 .parent = TYPE_DEVICE,
418 .instance_size = sizeof(MicrochipPFSoCState),
419 .instance_init = microchip_pfsoc_soc_instance_init,
420 .class_init = microchip_pfsoc_soc_class_init,
421 };
422
423 static void microchip_pfsoc_soc_register_types(void)
424 {
425 type_register_static(&microchip_pfsoc_soc_type_info);
426 }
427
428 type_init(microchip_pfsoc_soc_register_types)
429
430 static void microchip_icicle_kit_machine_init(MachineState *machine)
431 {
432 MachineClass *mc = MACHINE_GET_CLASS(machine);
433 const struct MemmapEntry *memmap = microchip_pfsoc_memmap;
434 MicrochipIcicleKitState *s = MICROCHIP_ICICLE_KIT_MACHINE(machine);
435 MemoryRegion *system_memory = get_system_memory();
436 MemoryRegion *mem_low = g_new(MemoryRegion, 1);
437 MemoryRegion *mem_low_alias = g_new(MemoryRegion, 1);
438 MemoryRegion *mem_high = g_new(MemoryRegion, 1);
439 MemoryRegion *mem_high_alias = g_new(MemoryRegion, 1);
440 uint64_t mem_high_size;
441 DriveInfo *dinfo = drive_get_next(IF_SD);
442
443 /* Sanity check on RAM size */
444 if (machine->ram_size < mc->default_ram_size) {
445 char *sz = size_to_str(mc->default_ram_size);
446 error_report("Invalid RAM size, should be bigger than %s", sz);
447 g_free(sz);
448 exit(EXIT_FAILURE);
449 }
450
451 /* Initialize SoC */
452 object_initialize_child(OBJECT(machine), "soc", &s->soc,
453 TYPE_MICROCHIP_PFSOC);
454 qdev_realize(DEVICE(&s->soc), NULL, &error_abort);
455
456 /* Register RAM */
457 memory_region_init_ram(mem_low, NULL, "microchip.icicle.kit.ram_low",
458 memmap[MICROCHIP_PFSOC_DRAM_LO].size,
459 &error_fatal);
460 memory_region_init_alias(mem_low_alias, NULL,
461 "microchip.icicle.kit.ram_low.alias",
462 mem_low, 0,
463 memmap[MICROCHIP_PFSOC_DRAM_LO_ALIAS].size);
464 memory_region_add_subregion(system_memory,
465 memmap[MICROCHIP_PFSOC_DRAM_LO].base,
466 mem_low);
467 memory_region_add_subregion(system_memory,
468 memmap[MICROCHIP_PFSOC_DRAM_LO_ALIAS].base,
469 mem_low_alias);
470
471 mem_high_size = machine->ram_size - 1 * GiB;
472
473 memory_region_init_ram(mem_high, NULL, "microchip.icicle.kit.ram_high",
474 mem_high_size, &error_fatal);
475 memory_region_init_alias(mem_high_alias, NULL,
476 "microchip.icicle.kit.ram_high.alias",
477 mem_high, 0, mem_high_size);
478 memory_region_add_subregion(system_memory,
479 memmap[MICROCHIP_PFSOC_DRAM_HI].base,
480 mem_high);
481 memory_region_add_subregion(system_memory,
482 memmap[MICROCHIP_PFSOC_DRAM_HI_ALIAS].base,
483 mem_high_alias);
484
485 /* Load the firmware */
486 riscv_find_and_load_firmware(machine, BIOS_FILENAME, RESET_VECTOR, NULL);
487
488 /* Attach an SD card */
489 if (dinfo) {
490 CadenceSDHCIState *sdhci = &(s->soc.sdhci);
491 DeviceState *card = qdev_new(TYPE_SD_CARD);
492
493 qdev_prop_set_drive_err(card, "drive", blk_by_legacy_dinfo(dinfo),
494 &error_fatal);
495 qdev_realize_and_unref(card, sdhci->bus, &error_fatal);
496 }
497 }
498
499 static void microchip_icicle_kit_machine_class_init(ObjectClass *oc, void *data)
500 {
501 MachineClass *mc = MACHINE_CLASS(oc);
502
503 mc->desc = "Microchip PolarFire SoC Icicle Kit";
504 mc->init = microchip_icicle_kit_machine_init;
505 mc->max_cpus = MICROCHIP_PFSOC_MANAGEMENT_CPU_COUNT +
506 MICROCHIP_PFSOC_COMPUTE_CPU_COUNT;
507 mc->min_cpus = MICROCHIP_PFSOC_MANAGEMENT_CPU_COUNT + 1;
508 mc->default_cpus = mc->min_cpus;
509
510 /*
511 * Map 513 MiB high memory, the mimimum required high memory size, because
512 * HSS will do memory test against the high memory address range regardless
513 * of physical memory installed.
514 *
515 * See memory_tests() in mss_ddr.c in the HSS source code.
516 */
517 mc->default_ram_size = 1537 * MiB;
518 }
519
520 static const TypeInfo microchip_icicle_kit_machine_typeinfo = {
521 .name = MACHINE_TYPE_NAME("microchip-icicle-kit"),
522 .parent = TYPE_MACHINE,
523 .class_init = microchip_icicle_kit_machine_class_init,
524 .instance_size = sizeof(MicrochipIcicleKitState),
525 };
526
527 static void microchip_icicle_kit_machine_init_register_types(void)
528 {
529 type_register_static(&microchip_icicle_kit_machine_typeinfo);
530 }
531
532 type_init(microchip_icicle_kit_machine_init_register_types)
AR7 emulation for QEMU