hw/riscv: Update comment for qtest check in riscv_find_firmware()
[qemu/ar7.git] / fpu / meson.build
blob1a9992ded56b62c2fa77548442bde9271784fef6
1 specific_ss.add(when: 'CONFIG_TCG', if_true: files('softfloat.c'))