?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
cpu_ldst_template.h: Drop unused cpu_ldfq/stfq/ldfl/stfl accessors
[qemu/ar7.git] / target-i386 / kvm.c
blob36b1519f34c89b56c037e49c9a9b82b2a54daa1c
1 /*
2 * QEMU KVM support
3 *
4 * Copyright (C) 2006-2008 Qumranet Technologies
5 * Copyright IBM, Corp. 2008
6 *
7 * Authors:
8 * Anthony Liguori <aliguori@us.ibm.com>
9 *
10 * This work is licensed under the terms of the GNU GPL, version 2 or later.
11 * See the COPYING file in the top-level directory.
12 *
13 */
14
15 #include <sys/types.h>
16 #include <sys/ioctl.h>
17 #include <sys/mman.h>
18 #include <sys/utsname.h>
19
20 #include <linux/kvm.h>
21 #include <linux/kvm_para.h>
22
23 #include "qemu-common.h"
24 #include "sysemu/sysemu.h"
25 #include "sysemu/kvm.h"
26 #include "kvm_i386.h"
27 #include "cpu.h"
28 #include "exec/gdbstub.h"
29 #include "qemu/host-utils.h"
30 #include "qemu/config-file.h"
31 #include "hw/i386/pc.h"
32 #include "hw/i386/apic.h"
33 #include "hw/i386/apic_internal.h"
34 #include "hw/i386/apic-msidef.h"
35 #include "exec/ioport.h"
36 #include <asm/hyperv.h>
37 #include "hw/pci/pci.h"
38 #include "migration/migration.h"
39 #include "qapi/qmp/qerror.h"
40
41 //#define DEBUG_KVM
42
43 #ifdef DEBUG_KVM
44 #define DPRINTF(fmt, ...) \
45 do { fprintf(stderr, fmt, ## __VA_ARGS__); } while (0)
46 #else
47 #define DPRINTF(fmt, ...) \
48 do { } while (0)
49 #endif
50
51 #define MSR_KVM_WALL_CLOCK 0x11
52 #define MSR_KVM_SYSTEM_TIME 0x12
53
54 #ifndef BUS_MCEERR_AR
55 #define BUS_MCEERR_AR 4
56 #endif
57 #ifndef BUS_MCEERR_AO
58 #define BUS_MCEERR_AO 5
59 #endif
60
61 const KVMCapabilityInfo kvm_arch_required_capabilities[] = {
62 KVM_CAP_INFO(SET_TSS_ADDR),
63 KVM_CAP_INFO(EXT_CPUID),
64 KVM_CAP_INFO(MP_STATE),
65 KVM_CAP_LAST_INFO
66 };
67
68 static bool has_msr_star;
69 static bool has_msr_hsave_pa;
70 static bool has_msr_tsc_adjust;
71 static bool has_msr_tsc_deadline;
72 static bool has_msr_feature_control;
73 static bool has_msr_async_pf_en;
74 static bool has_msr_pv_eoi_en;
75 static bool has_msr_misc_enable;
76 static bool has_msr_bndcfgs;
77 static bool has_msr_kvm_steal_time;
78 static int lm_capable_kernel;
79 static bool has_msr_hv_hypercall;
80 static bool has_msr_hv_vapic;
81 static bool has_msr_hv_tsc;
82 static bool has_msr_mtrr;
83 static bool has_msr_xss;
84
85 static bool has_msr_architectural_pmu;
86 static uint32_t num_architectural_pmu_counters;
87
88 bool kvm_allows_irq0_override(void)
89 {
90 return !kvm_irqchip_in_kernel() || kvm_has_gsi_routing();
91 }
92
93 static struct kvm_cpuid2 *try_get_cpuid(KVMState *s, int max)
94 {
95 struct kvm_cpuid2 *cpuid;
96 int r, size;
97
98 size = sizeof(*cpuid) + max * sizeof(*cpuid->entries);
99 cpuid = g_malloc0(size);
100 cpuid->nent = max;
101 r = kvm_ioctl(s, KVM_GET_SUPPORTED_CPUID, cpuid);
102 if (r == 0 && cpuid->nent >= max) {
103 r = -E2BIG;
104 }
105 if (r < 0) {
106 if (r == -E2BIG) {
107 g_free(cpuid);
108 return NULL;
109 } else {
110 fprintf(stderr, "KVM_GET_SUPPORTED_CPUID failed: %s\n",
111 strerror(-r));
112 exit(1);
113 }
114 }
115 return cpuid;
116 }
117
118 /* Run KVM_GET_SUPPORTED_CPUID ioctl(), allocating a buffer large enough
119 * for all entries.
120 */
121 static struct kvm_cpuid2 *get_supported_cpuid(KVMState *s)
122 {
123 struct kvm_cpuid2 *cpuid;
124 int max = 1;
125 while ((cpuid = try_get_cpuid(s, max)) == NULL) {
126 max *= 2;
127 }
128 return cpuid;
129 }
130
131 static const struct kvm_para_features {
132 int cap;
133 int feature;
134 } para_features[] = {
135 { KVM_CAP_CLOCKSOURCE, KVM_FEATURE_CLOCKSOURCE },
136 { KVM_CAP_NOP_IO_DELAY, KVM_FEATURE_NOP_IO_DELAY },
137 { KVM_CAP_PV_MMU, KVM_FEATURE_MMU_OP },
138 { KVM_CAP_ASYNC_PF, KVM_FEATURE_ASYNC_PF },
139 };
140
141 static int get_para_features(KVMState *s)
142 {
143 int i, features = 0;
144
145 for (i = 0; i < ARRAY_SIZE(para_features); i++) {
146 if (kvm_check_extension(s, para_features[i].cap)) {
147 features |= (1 << para_features[i].feature);
148 }
149 }
150
151 return features;
152 }
153
154
155 /* Returns the value for a specific register on the cpuid entry
156 */
157 static uint32_t cpuid_entry_get_reg(struct kvm_cpuid_entry2 *entry, int reg)
158 {
159 uint32_t ret = 0;
160 switch (reg) {
161 case R_EAX:
162 ret = entry->eax;
163 break;
164 case R_EBX:
165 ret = entry->ebx;
166 break;
167 case R_ECX:
168 ret = entry->ecx;
169 break;
170 case R_EDX:
171 ret = entry->edx;
172 break;
173 }
174 return ret;
175 }
176
177 /* Find matching entry for function/index on kvm_cpuid2 struct
178 */
179 static struct kvm_cpuid_entry2 *cpuid_find_entry(struct kvm_cpuid2 *cpuid,
180 uint32_t function,
181 uint32_t index)
182 {
183 int i;
184 for (i = 0; i < cpuid->nent; ++i) {
185 if (cpuid->entries[i].function == function &&
186 cpuid->entries[i].index == index) {
187 return &cpuid->entries[i];
188 }
189 }
190 /* not found: */
191 return NULL;
192 }
193
194 uint32_t kvm_arch_get_supported_cpuid(KVMState *s, uint32_t function,
195 uint32_t index, int reg)
196 {
197 struct kvm_cpuid2 *cpuid;
198 uint32_t ret = 0;
199 uint32_t cpuid_1_edx;
200 bool found = false;
201
202 cpuid = get_supported_cpuid(s);
203
204 struct kvm_cpuid_entry2 *entry = cpuid_find_entry(cpuid, function, index);
205 if (entry) {
206 found = true;
207 ret = cpuid_entry_get_reg(entry, reg);
208 }
209
210 /* Fixups for the data returned by KVM, below */
211
212 if (function == 1 && reg == R_EDX) {
213 /* KVM before 2.6.30 misreports the following features */
214 ret |= CPUID_MTRR | CPUID_PAT | CPUID_MCE | CPUID_MCA;
215 } else if (function == 1 && reg == R_ECX) {
216 /* We can set the hypervisor flag, even if KVM does not return it on
217 * GET_SUPPORTED_CPUID
218 */
219 ret |= CPUID_EXT_HYPERVISOR;
220 /* tsc-deadline flag is not returned by GET_SUPPORTED_CPUID, but it
221 * can be enabled if the kernel has KVM_CAP_TSC_DEADLINE_TIMER,
222 * and the irqchip is in the kernel.
223 */
224 if (kvm_irqchip_in_kernel() &&
225 kvm_check_extension(s, KVM_CAP_TSC_DEADLINE_TIMER)) {
226 ret |= CPUID_EXT_TSC_DEADLINE_TIMER;
227 }
228
229 /* x2apic is reported by GET_SUPPORTED_CPUID, but it can't be enabled
230 * without the in-kernel irqchip
231 */
232 if (!kvm_irqchip_in_kernel()) {
233 ret &= ~CPUID_EXT_X2APIC;
234 }
235 } else if (function == 0x80000001 && reg == R_EDX) {
236 /* On Intel, kvm returns cpuid according to the Intel spec,
237 * so add missing bits according to the AMD spec:
238 */
239 cpuid_1_edx = kvm_arch_get_supported_cpuid(s, 1, 0, R_EDX);
240 ret |= cpuid_1_edx & CPUID_EXT2_AMD_ALIASES;
241 }
242
243 g_free(cpuid);
244
245 /* fallback for older kernels */
246 if ((function == KVM_CPUID_FEATURES) && !found) {
247 ret = get_para_features(s);
248 }
249
250 return ret;
251 }
252
253 typedef struct HWPoisonPage {
254 ram_addr_t ram_addr;
255 QLIST_ENTRY(HWPoisonPage) list;
256 } HWPoisonPage;
257
258 static QLIST_HEAD(, HWPoisonPage) hwpoison_page_list =
259 QLIST_HEAD_INITIALIZER(hwpoison_page_list);
260
261 static void kvm_unpoison_all(void *param)
262 {
263 HWPoisonPage *page, *next_page;
264
265 QLIST_FOREACH_SAFE(page, &hwpoison_page_list, list, next_page) {
266 QLIST_REMOVE(page, list);
267 qemu_ram_remap(page->ram_addr, TARGET_PAGE_SIZE);
268 g_free(page);
269 }
270 }
271
272 static void kvm_hwpoison_page_add(ram_addr_t ram_addr)
273 {
274 HWPoisonPage *page;
275
276 QLIST_FOREACH(page, &hwpoison_page_list, list) {
277 if (page->ram_addr == ram_addr) {
278 return;
279 }
280 }
281 page = g_new(HWPoisonPage, 1);
282 page->ram_addr = ram_addr;
283 QLIST_INSERT_HEAD(&hwpoison_page_list, page, list);
284 }
285
286 static int kvm_get_mce_cap_supported(KVMState *s, uint64_t *mce_cap,
287 int *max_banks)
288 {
289 int r;
290
291 r = kvm_check_extension(s, KVM_CAP_MCE);
292 if (r > 0) {
293 *max_banks = r;
294 return kvm_ioctl(s, KVM_X86_GET_MCE_CAP_SUPPORTED, mce_cap);
295 }
296 return -ENOSYS;
297 }
298
299 static void kvm_mce_inject(X86CPU *cpu, hwaddr paddr, int code)
300 {
301 CPUX86State *env = &cpu->env;
302 uint64_t status = MCI_STATUS_VAL | MCI_STATUS_UC | MCI_STATUS_EN |
303 MCI_STATUS_MISCV | MCI_STATUS_ADDRV | MCI_STATUS_S;
304 uint64_t mcg_status = MCG_STATUS_MCIP;
305
306 if (code == BUS_MCEERR_AR) {
307 status |= MCI_STATUS_AR | 0x134;
308 mcg_status |= MCG_STATUS_EIPV;
309 } else {
310 status |= 0xc0;
311 mcg_status |= MCG_STATUS_RIPV;
312 }
313 cpu_x86_inject_mce(NULL, cpu, 9, status, mcg_status, paddr,
314 (MCM_ADDR_PHYS << 6) | 0xc,
315 cpu_x86_support_mca_broadcast(env) ?
316 MCE_INJECT_BROADCAST : 0);
317 }
318
319 static void hardware_memory_error(void)
320 {
321 fprintf(stderr, "Hardware memory error!\n");
322 exit(1);
323 }
324
325 int kvm_arch_on_sigbus_vcpu(CPUState *c, int code, void *addr)
326 {
327 X86CPU *cpu = X86_CPU(c);
328 CPUX86State *env = &cpu->env;
329 ram_addr_t ram_addr;
330 hwaddr paddr;
331
332 if ((env->mcg_cap & MCG_SER_P) && addr
333 && (code == BUS_MCEERR_AR || code == BUS_MCEERR_AO)) {
334 if (qemu_ram_addr_from_host(addr, &ram_addr) == NULL ||
335 !kvm_physical_memory_addr_from_host(c->kvm_state, addr, &paddr)) {
336 fprintf(stderr, "Hardware memory error for memory used by "
337 "QEMU itself instead of guest system!\n");
338 /* Hope we are lucky for AO MCE */
339 if (code == BUS_MCEERR_AO) {
340 return 0;
341 } else {
342 hardware_memory_error();
343 }
344 }
345 kvm_hwpoison_page_add(ram_addr);
346 kvm_mce_inject(cpu, paddr, code);
347 } else {
348 if (code == BUS_MCEERR_AO) {
349 return 0;
350 } else if (code == BUS_MCEERR_AR) {
351 hardware_memory_error();
352 } else {
353 return 1;
354 }
355 }
356 return 0;
357 }
358
359 int kvm_arch_on_sigbus(int code, void *addr)
360 {
361 X86CPU *cpu = X86_CPU(first_cpu);
362
363 if ((cpu->env.mcg_cap & MCG_SER_P) && addr && code == BUS_MCEERR_AO) {
364 ram_addr_t ram_addr;
365 hwaddr paddr;
366
367 /* Hope we are lucky for AO MCE */
368 if (qemu_ram_addr_from_host(addr, &ram_addr) == NULL ||
369 !kvm_physical_memory_addr_from_host(first_cpu->kvm_state,
370 addr, &paddr)) {
371 fprintf(stderr, "Hardware memory error for memory used by "
372 "QEMU itself instead of guest system!: %p\n", addr);
373 return 0;
374 }
375 kvm_hwpoison_page_add(ram_addr);
376 kvm_mce_inject(X86_CPU(first_cpu), paddr, code);
377 } else {
378 if (code == BUS_MCEERR_AO) {
379 return 0;
380 } else if (code == BUS_MCEERR_AR) {
381 hardware_memory_error();
382 } else {
383 return 1;
384 }
385 }
386 return 0;
387 }
388
389 static int kvm_inject_mce_oldstyle(X86CPU *cpu)
390 {
391 CPUX86State *env = &cpu->env;
392
393 if (!kvm_has_vcpu_events() && env->exception_injected == EXCP12_MCHK) {
394 unsigned int bank, bank_num = env->mcg_cap & 0xff;
395 struct kvm_x86_mce mce;
396
397 env->exception_injected = -1;
398
399 /*
400 * There must be at least one bank in use if an MCE is pending.
401 * Find it and use its values for the event injection.
402 */
403 for (bank = 0; bank < bank_num; bank++) {
404 if (env->mce_banks[bank * 4 + 1] & MCI_STATUS_VAL) {
405 break;
406 }
407 }
408 assert(bank < bank_num);
409
410 mce.bank = bank;
411 mce.status = env->mce_banks[bank * 4 + 1];
412 mce.mcg_status = env->mcg_status;
413 mce.addr = env->mce_banks[bank * 4 + 2];
414 mce.misc = env->mce_banks[bank * 4 + 3];
415
416 return kvm_vcpu_ioctl(CPU(cpu), KVM_X86_SET_MCE, &mce);
417 }
418 return 0;
419 }
420
421 static void cpu_update_state(void *opaque, int running, RunState state)
422 {
423 CPUX86State *env = opaque;
424
425 if (running) {
426 env->tsc_valid = false;
427 }
428 }
429
430 unsigned long kvm_arch_vcpu_id(CPUState *cs)
431 {
432 X86CPU *cpu = X86_CPU(cs);
433 return cpu->env.cpuid_apic_id;
434 }
435
436 #ifndef KVM_CPUID_SIGNATURE_NEXT
437 #define KVM_CPUID_SIGNATURE_NEXT 0x40000100
438 #endif
439
440 static bool hyperv_hypercall_available(X86CPU *cpu)
441 {
442 return cpu->hyperv_vapic ||
443 (cpu->hyperv_spinlock_attempts != HYPERV_SPINLOCK_NEVER_RETRY);
444 }
445
446 static bool hyperv_enabled(X86CPU *cpu)
447 {
448 CPUState *cs = CPU(cpu);
449 return kvm_check_extension(cs->kvm_state, KVM_CAP_HYPERV) > 0 &&
450 (hyperv_hypercall_available(cpu) ||
451 cpu->hyperv_time ||
452 cpu->hyperv_relaxed_timing);
453 }
454
455 static Error *invtsc_mig_blocker;
456
457 #define KVM_MAX_CPUID_ENTRIES 100
458
459 int kvm_arch_init_vcpu(CPUState *cs)
460 {
461 struct {
462 struct kvm_cpuid2 cpuid;
463 struct kvm_cpuid_entry2 entries[KVM_MAX_CPUID_ENTRIES];
464 } QEMU_PACKED cpuid_data;
465 X86CPU *cpu = X86_CPU(cs);
466 CPUX86State *env = &cpu->env;
467 uint32_t limit, i, j, cpuid_i;
468 uint32_t unused;
469 struct kvm_cpuid_entry2 *c;
470 uint32_t signature[3];
471 int kvm_base = KVM_CPUID_SIGNATURE;
472 int r;
473
474 memset(&cpuid_data, 0, sizeof(cpuid_data));
475
476 cpuid_i = 0;
477
478 /* Paravirtualization CPUIDs */
479 if (hyperv_enabled(cpu)) {
480 c = &cpuid_data.entries[cpuid_i++];
481 c->function = HYPERV_CPUID_VENDOR_AND_MAX_FUNCTIONS;
482 memcpy(signature, "Microsoft Hv", 12);
483 c->eax = HYPERV_CPUID_MIN;
484 c->ebx = signature[0];
485 c->ecx = signature[1];
486 c->edx = signature[2];
487
488 c = &cpuid_data.entries[cpuid_i++];
489 c->function = HYPERV_CPUID_INTERFACE;
490 memcpy(signature, "Hv#1\0\0\0\0\0\0\0\0", 12);
491 c->eax = signature[0];
492 c->ebx = 0;
493 c->ecx = 0;
494 c->edx = 0;
495
496 c = &cpuid_data.entries[cpuid_i++];
497 c->function = HYPERV_CPUID_VERSION;
498 c->eax = 0x00001bbc;
499 c->ebx = 0x00060001;
500
501 c = &cpuid_data.entries[cpuid_i++];
502 c->function = HYPERV_CPUID_FEATURES;
503 if (cpu->hyperv_relaxed_timing) {
504 c->eax |= HV_X64_MSR_HYPERCALL_AVAILABLE;
505 }
506 if (cpu->hyperv_vapic) {
507 c->eax |= HV_X64_MSR_HYPERCALL_AVAILABLE;
508 c->eax |= HV_X64_MSR_APIC_ACCESS_AVAILABLE;
509 has_msr_hv_vapic = true;
510 }
511 if (cpu->hyperv_time &&
512 kvm_check_extension(cs->kvm_state, KVM_CAP_HYPERV_TIME) > 0) {
513 c->eax |= HV_X64_MSR_HYPERCALL_AVAILABLE;
514 c->eax |= HV_X64_MSR_TIME_REF_COUNT_AVAILABLE;
515 c->eax |= 0x200;
516 has_msr_hv_tsc = true;
517 }
518 c = &cpuid_data.entries[cpuid_i++];
519 c->function = HYPERV_CPUID_ENLIGHTMENT_INFO;
520 if (cpu->hyperv_relaxed_timing) {
521 c->eax |= HV_X64_RELAXED_TIMING_RECOMMENDED;
522 }
523 if (has_msr_hv_vapic) {
524 c->eax |= HV_X64_APIC_ACCESS_RECOMMENDED;
525 }
526 c->ebx = cpu->hyperv_spinlock_attempts;
527
528 c = &cpuid_data.entries[cpuid_i++];
529 c->function = HYPERV_CPUID_IMPLEMENT_LIMITS;
530 c->eax = 0x40;
531 c->ebx = 0x40;
532
533 kvm_base = KVM_CPUID_SIGNATURE_NEXT;
534 has_msr_hv_hypercall = true;
535 }
536
537 if (cpu->expose_kvm) {
538 memcpy(signature, "KVMKVMKVM\0\0\0", 12);
539 c = &cpuid_data.entries[cpuid_i++];
540 c->function = KVM_CPUID_SIGNATURE | kvm_base;
541 c->eax = KVM_CPUID_FEATURES | kvm_base;
542 c->ebx = signature[0];
543 c->ecx = signature[1];
544 c->edx = signature[2];
545
546 c = &cpuid_data.entries[cpuid_i++];
547 c->function = KVM_CPUID_FEATURES | kvm_base;
548 c->eax = env->features[FEAT_KVM];
549
550 has_msr_async_pf_en = c->eax & (1 << KVM_FEATURE_ASYNC_PF);
551
552 has_msr_pv_eoi_en = c->eax & (1 << KVM_FEATURE_PV_EOI);
553
554 has_msr_kvm_steal_time = c->eax & (1 << KVM_FEATURE_STEAL_TIME);
555 }
556
557 cpu_x86_cpuid(env, 0, 0, &limit, &unused, &unused, &unused);
558
559 for (i = 0; i <= limit; i++) {
560 if (cpuid_i == KVM_MAX_CPUID_ENTRIES) {
561 fprintf(stderr, "unsupported level value: 0x%x\n", limit);
562 abort();
563 }
564 c = &cpuid_data.entries[cpuid_i++];
565
566 switch (i) {
567 case 2: {
568 /* Keep reading function 2 till all the input is received */
569 int times;
570
571 c->function = i;
572 c->flags = KVM_CPUID_FLAG_STATEFUL_FUNC |
573 KVM_CPUID_FLAG_STATE_READ_NEXT;
574 cpu_x86_cpuid(env, i, 0, &c->eax, &c->ebx, &c->ecx, &c->edx);
575 times = c->eax & 0xff;
576
577 for (j = 1; j < times; ++j) {
578 if (cpuid_i == KVM_MAX_CPUID_ENTRIES) {
579 fprintf(stderr, "cpuid_data is full, no space for "
580 "cpuid(eax:2):eax & 0xf = 0x%x\n", times);
581 abort();
582 }
583 c = &cpuid_data.entries[cpuid_i++];
584 c->function = i;
585 c->flags = KVM_CPUID_FLAG_STATEFUL_FUNC;
586 cpu_x86_cpuid(env, i, 0, &c->eax, &c->ebx, &c->ecx, &c->edx);
587 }
588 break;
589 }
590 case 4:
591 case 0xb:
592 case 0xd:
593 for (j = 0; ; j++) {
594 if (i == 0xd && j == 64) {
595 break;
596 }
597 c->function = i;
598 c->flags = KVM_CPUID_FLAG_SIGNIFCANT_INDEX;
599 c->index = j;
600 cpu_x86_cpuid(env, i, j, &c->eax, &c->ebx, &c->ecx, &c->edx);
601
602 if (i == 4 && c->eax == 0) {
603 break;
604 }
605 if (i == 0xb && !(c->ecx & 0xff00)) {
606 break;
607 }
608 if (i == 0xd && c->eax == 0) {
609 continue;
610 }
611 if (cpuid_i == KVM_MAX_CPUID_ENTRIES) {
612 fprintf(stderr, "cpuid_data is full, no space for "
613 "cpuid(eax:0x%x,ecx:0x%x)\n", i, j);
614 abort();
615 }
616 c = &cpuid_data.entries[cpuid_i++];
617 }
618 break;
619 default:
620 c->function = i;
621 c->flags = 0;
622 cpu_x86_cpuid(env, i, 0, &c->eax, &c->ebx, &c->ecx, &c->edx);
623 break;
624 }
625 }
626
627 if (limit >= 0x0a) {
628 uint32_t ver;
629
630 cpu_x86_cpuid(env, 0x0a, 0, &ver, &unused, &unused, &unused);
631 if ((ver & 0xff) > 0) {
632 has_msr_architectural_pmu = true;
633 num_architectural_pmu_counters = (ver & 0xff00) >> 8;
634
635 /* Shouldn't be more than 32, since that's the number of bits
636 * available in EBX to tell us _which_ counters are available.
637 * Play it safe.
638 */
639 if (num_architectural_pmu_counters > MAX_GP_COUNTERS) {
640 num_architectural_pmu_counters = MAX_GP_COUNTERS;
641 }
642 }
643 }
644
645 cpu_x86_cpuid(env, 0x80000000, 0, &limit, &unused, &unused, &unused);
646
647 for (i = 0x80000000; i <= limit; i++) {
648 if (cpuid_i == KVM_MAX_CPUID_ENTRIES) {
649 fprintf(stderr, "unsupported xlevel value: 0x%x\n", limit);
650 abort();
651 }
652 c = &cpuid_data.entries[cpuid_i++];
653
654 c->function = i;
655 c->flags = 0;
656 cpu_x86_cpuid(env, i, 0, &c->eax, &c->ebx, &c->ecx, &c->edx);
657 }
658
659 /* Call Centaur's CPUID instructions they are supported. */
660 if (env->cpuid_xlevel2 > 0) {
661 cpu_x86_cpuid(env, 0xC0000000, 0, &limit, &unused, &unused, &unused);
662
663 for (i = 0xC0000000; i <= limit; i++) {
664 if (cpuid_i == KVM_MAX_CPUID_ENTRIES) {
665 fprintf(stderr, "unsupported xlevel2 value: 0x%x\n", limit);
666 abort();
667 }
668 c = &cpuid_data.entries[cpuid_i++];
669
670 c->function = i;
671 c->flags = 0;
672 cpu_x86_cpuid(env, i, 0, &c->eax, &c->ebx, &c->ecx, &c->edx);
673 }
674 }
675
676 cpuid_data.cpuid.nent = cpuid_i;
677
678 if (((env->cpuid_version >> 8)&0xF) >= 6
679 && (env->features[FEAT_1_EDX] & (CPUID_MCE | CPUID_MCA)) ==
680 (CPUID_MCE | CPUID_MCA)
681 && kvm_check_extension(cs->kvm_state, KVM_CAP_MCE) > 0) {
682 uint64_t mcg_cap;
683 int banks;
684 int ret;
685
686 ret = kvm_get_mce_cap_supported(cs->kvm_state, &mcg_cap, &banks);
687 if (ret < 0) {
688 fprintf(stderr, "kvm_get_mce_cap_supported: %s", strerror(-ret));
689 return ret;
690 }
691
692 if (banks > MCE_BANKS_DEF) {
693 banks = MCE_BANKS_DEF;
694 }
695 mcg_cap &= MCE_CAP_DEF;
696 mcg_cap |= banks;
697 ret = kvm_vcpu_ioctl(cs, KVM_X86_SETUP_MCE, &mcg_cap);
698 if (ret < 0) {
699 fprintf(stderr, "KVM_X86_SETUP_MCE: %s", strerror(-ret));
700 return ret;
701 }
702
703 env->mcg_cap = mcg_cap;
704 }
705
706 qemu_add_vm_change_state_handler(cpu_update_state, env);
707
708 c = cpuid_find_entry(&cpuid_data.cpuid, 1, 0);
709 if (c) {
710 has_msr_feature_control = !!(c->ecx & CPUID_EXT_VMX) ||
711 !!(c->ecx & CPUID_EXT_SMX);
712 }
713
714 c = cpuid_find_entry(&cpuid_data.cpuid, 0x80000007, 0);
715 if (c && (c->edx & 1<<8) && invtsc_mig_blocker == NULL) {
716 /* for migration */
717 error_setg(&invtsc_mig_blocker,
718 "State blocked by non-migratable CPU device"
719 " (invtsc flag)");
720 migrate_add_blocker(invtsc_mig_blocker);
721 /* for savevm */
722 vmstate_x86_cpu.unmigratable = 1;
723 }
724
725 cpuid_data.cpuid.padding = 0;
726 r = kvm_vcpu_ioctl(cs, KVM_SET_CPUID2, &cpuid_data);
727 if (r) {
728 return r;
729 }
730
731 r = kvm_check_extension(cs->kvm_state, KVM_CAP_TSC_CONTROL);
732 if (r && env->tsc_khz) {
733 r = kvm_vcpu_ioctl(cs, KVM_SET_TSC_KHZ, env->tsc_khz);
734 if (r < 0) {
735 fprintf(stderr, "KVM_SET_TSC_KHZ failed\n");
736 return r;
737 }
738 }
739
740 if (kvm_has_xsave()) {
741 env->kvm_xsave_buf = qemu_memalign(4096, sizeof(struct kvm_xsave));
742 }
743
744 if (env->features[FEAT_1_EDX] & CPUID_MTRR) {
745 has_msr_mtrr = true;
746 }
747
748 return 0;
749 }
750
751 void kvm_arch_reset_vcpu(X86CPU *cpu)
752 {
753 CPUX86State *env = &cpu->env;
754
755 env->exception_injected = -1;
756 env->interrupt_injected = -1;
757 env->xcr0 = 1;
758 if (kvm_irqchip_in_kernel()) {
759 env->mp_state = cpu_is_bsp(cpu) ? KVM_MP_STATE_RUNNABLE :
760 KVM_MP_STATE_UNINITIALIZED;
761 } else {
762 env->mp_state = KVM_MP_STATE_RUNNABLE;
763 }
764 }
765
766 void kvm_arch_do_init_vcpu(X86CPU *cpu)
767 {
768 CPUX86State *env = &cpu->env;
769
770 /* APs get directly into wait-for-SIPI state. */
771 if (env->mp_state == KVM_MP_STATE_UNINITIALIZED) {
772 env->mp_state = KVM_MP_STATE_INIT_RECEIVED;
773 }
774 }
775
776 static int kvm_get_supported_msrs(KVMState *s)
777 {
778 static int kvm_supported_msrs;
779 int ret = 0;
780
781 /* first time */
782 if (kvm_supported_msrs == 0) {
783 struct kvm_msr_list msr_list, *kvm_msr_list;
784
785 kvm_supported_msrs = -1;
786
787 /* Obtain MSR list from KVM. These are the MSRs that we must
788 * save/restore */
789 msr_list.nmsrs = 0;
790 ret = kvm_ioctl(s, KVM_GET_MSR_INDEX_LIST, &msr_list);
791 if (ret < 0 && ret != -E2BIG) {
792 return ret;
793 }
794 /* Old kernel modules had a bug and could write beyond the provided
795 memory. Allocate at least a safe amount of 1K. */
796 kvm_msr_list = g_malloc0(MAX(1024, sizeof(msr_list) +
797 msr_list.nmsrs *
798 sizeof(msr_list.indices[0])));
799
800 kvm_msr_list->nmsrs = msr_list.nmsrs;
801 ret = kvm_ioctl(s, KVM_GET_MSR_INDEX_LIST, kvm_msr_list);
802 if (ret >= 0) {
803 int i;
804
805 for (i = 0; i < kvm_msr_list->nmsrs; i++) {
806 if (kvm_msr_list->indices[i] == MSR_STAR) {
807 has_msr_star = true;
808 continue;
809 }
810 if (kvm_msr_list->indices[i] == MSR_VM_HSAVE_PA) {
811 has_msr_hsave_pa = true;
812 continue;
813 }
814 if (kvm_msr_list->indices[i] == MSR_TSC_ADJUST) {
815 has_msr_tsc_adjust = true;
816 continue;
817 }
818 if (kvm_msr_list->indices[i] == MSR_IA32_TSCDEADLINE) {
819 has_msr_tsc_deadline = true;
820 continue;
821 }
822 if (kvm_msr_list->indices[i] == MSR_IA32_MISC_ENABLE) {
823 has_msr_misc_enable = true;
824 continue;
825 }
826 if (kvm_msr_list->indices[i] == MSR_IA32_BNDCFGS) {
827 has_msr_bndcfgs = true;
828 continue;
829 }
830 if (kvm_msr_list->indices[i] == MSR_IA32_XSS) {
831 has_msr_xss = true;
832 continue;
833 }
834 }
835 }
836
837 g_free(kvm_msr_list);
838 }
839
840 return ret;
841 }
842
843 int kvm_arch_init(KVMState *s)
844 {
845 uint64_t identity_base = 0xfffbc000;
846 uint64_t shadow_mem;
847 int ret;
848 struct utsname utsname;
849
850 ret = kvm_get_supported_msrs(s);
851 if (ret < 0) {
852 return ret;
853 }
854
855 uname(&utsname);
856 lm_capable_kernel = strcmp(utsname.machine, "x86_64") == 0;
857
858 /*
859 * On older Intel CPUs, KVM uses vm86 mode to emulate 16-bit code directly.
860 * In order to use vm86 mode, an EPT identity map and a TSS are needed.
861 * Since these must be part of guest physical memory, we need to allocate
862 * them, both by setting their start addresses in the kernel and by
863 * creating a corresponding e820 entry. We need 4 pages before the BIOS.
864 *
865 * Older KVM versions may not support setting the identity map base. In
866 * that case we need to stick with the default, i.e. a 256K maximum BIOS
867 * size.
868 */
869 if (kvm_check_extension(s, KVM_CAP_SET_IDENTITY_MAP_ADDR)) {
870 /* Allows up to 16M BIOSes. */
871 identity_base = 0xfeffc000;
872
873 ret = kvm_vm_ioctl(s, KVM_SET_IDENTITY_MAP_ADDR, &identity_base);
874 if (ret < 0) {
875 return ret;
876 }
877 }
878
879 /* Set TSS base one page after EPT identity map. */
880 ret = kvm_vm_ioctl(s, KVM_SET_TSS_ADDR, identity_base + 0x1000);
881 if (ret < 0) {
882 return ret;
883 }
884
885 /* Tell fw_cfg to notify the BIOS to reserve the range. */
886 ret = e820_add_entry(identity_base, 0x4000, E820_RESERVED);
887 if (ret < 0) {
888 fprintf(stderr, "e820_add_entry() table is full\n");
889 return ret;
890 }
891 qemu_register_reset(kvm_unpoison_all, NULL);
892
893 shadow_mem = qemu_opt_get_size(qemu_get_machine_opts(),
894 "kvm_shadow_mem", -1);
895 if (shadow_mem != -1) {
896 shadow_mem /= 4096;
897 ret = kvm_vm_ioctl(s, KVM_SET_NR_MMU_PAGES, shadow_mem);
898 if (ret < 0) {
899 return ret;
900 }
901 }
902 return 0;
903 }
904
905 static void set_v8086_seg(struct kvm_segment *lhs, const SegmentCache *rhs)
906 {
907 lhs->selector = rhs->selector;
908 lhs->base = rhs->base;
909 lhs->limit = rhs->limit;
910 lhs->type = 3;
911 lhs->present = 1;
912 lhs->dpl = 3;
913 lhs->db = 0;
914 lhs->s = 1;
915 lhs->l = 0;
916 lhs->g = 0;
917 lhs->avl = 0;
918 lhs->unusable = 0;
919 }
920
921 static void set_seg(struct kvm_segment *lhs, const SegmentCache *rhs)
922 {
923 unsigned flags = rhs->flags;
924 lhs->selector = rhs->selector;
925 lhs->base = rhs->base;
926 lhs->limit = rhs->limit;
927 lhs->type = (flags >> DESC_TYPE_SHIFT) & 15;
928 lhs->present = (flags & DESC_P_MASK) != 0;
929 lhs->dpl = (flags >> DESC_DPL_SHIFT) & 3;
930 lhs->db = (flags >> DESC_B_SHIFT) & 1;
931 lhs->s = (flags & DESC_S_MASK) != 0;
932 lhs->l = (flags >> DESC_L_SHIFT) & 1;
933 lhs->g = (flags & DESC_G_MASK) != 0;
934 lhs->avl = (flags & DESC_AVL_MASK) != 0;
935 lhs->unusable = 0;
936 lhs->padding = 0;
937 }
938
939 static void get_seg(SegmentCache *lhs, const struct kvm_segment *rhs)
940 {
941 lhs->selector = rhs->selector;
942 lhs->base = rhs->base;
943 lhs->limit = rhs->limit;
944 lhs->flags = (rhs->type << DESC_TYPE_SHIFT) |
945 (rhs->present * DESC_P_MASK) |
946 (rhs->dpl << DESC_DPL_SHIFT) |
947 (rhs->db << DESC_B_SHIFT) |
948 (rhs->s * DESC_S_MASK) |
949 (rhs->l << DESC_L_SHIFT) |
950 (rhs->g * DESC_G_MASK) |
951 (rhs->avl * DESC_AVL_MASK);
952 }
953
954 static void kvm_getput_reg(__u64 *kvm_reg, target_ulong *qemu_reg, int set)
955 {
956 if (set) {
957 *kvm_reg = *qemu_reg;
958 } else {
959 *qemu_reg = *kvm_reg;
960 }
961 }
962
963 static int kvm_getput_regs(X86CPU *cpu, int set)
964 {
965 CPUX86State *env = &cpu->env;
966 struct kvm_regs regs;
967 int ret = 0;
968
969 if (!set) {
970 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_REGS, &regs);
971 if (ret < 0) {
972 return ret;
973 }
974 }
975
976 kvm_getput_reg(&regs.rax, &env->regs[R_EAX], set);
977 kvm_getput_reg(&regs.rbx, &env->regs[R_EBX], set);
978 kvm_getput_reg(&regs.rcx, &env->regs[R_ECX], set);
979 kvm_getput_reg(&regs.rdx, &env->regs[R_EDX], set);
980 kvm_getput_reg(&regs.rsi, &env->regs[R_ESI], set);
981 kvm_getput_reg(&regs.rdi, &env->regs[R_EDI], set);
982 kvm_getput_reg(&regs.rsp, &env->regs[R_ESP], set);
983 kvm_getput_reg(&regs.rbp, &env->regs[R_EBP], set);
984 #ifdef TARGET_X86_64
985 kvm_getput_reg(&regs.r8, &env->regs[8], set);
986 kvm_getput_reg(&regs.r9, &env->regs[9], set);
987 kvm_getput_reg(&regs.r10, &env->regs[10], set);
988 kvm_getput_reg(&regs.r11, &env->regs[11], set);
989 kvm_getput_reg(&regs.r12, &env->regs[12], set);
990 kvm_getput_reg(&regs.r13, &env->regs[13], set);
991 kvm_getput_reg(&regs.r14, &env->regs[14], set);
992 kvm_getput_reg(&regs.r15, &env->regs[15], set);
993 #endif
994
995 kvm_getput_reg(&regs.rflags, &env->eflags, set);
996 kvm_getput_reg(&regs.rip, &env->eip, set);
997
998 if (set) {
999 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_SET_REGS, &regs);
1000 }
1001
1002 return ret;
1003 }
1004
1005 static int kvm_put_fpu(X86CPU *cpu)
1006 {
1007 CPUX86State *env = &cpu->env;
1008 struct kvm_fpu fpu;
1009 int i;
1010
1011 memset(&fpu, 0, sizeof fpu);
1012 fpu.fsw = env->fpus & ~(7 << 11);
1013 fpu.fsw |= (env->fpstt & 7) << 11;
1014 fpu.fcw = env->fpuc;
1015 fpu.last_opcode = env->fpop;
1016 fpu.last_ip = env->fpip;
1017 fpu.last_dp = env->fpdp;
1018 for (i = 0; i < 8; ++i) {
1019 fpu.ftwx |= (!env->fptags[i]) << i;
1020 }
1021 memcpy(fpu.fpr, env->fpregs, sizeof env->fpregs);
1022 for (i = 0; i < CPU_NB_REGS; i++) {
1023 stq_p(&fpu.xmm[i][0], env->xmm_regs[i].XMM_Q(0));
1024 stq_p(&fpu.xmm[i][8], env->xmm_regs[i].XMM_Q(1));
1025 }
1026 fpu.mxcsr = env->mxcsr;
1027
1028 return kvm_vcpu_ioctl(CPU(cpu), KVM_SET_FPU, &fpu);
1029 }
1030
1031 #define XSAVE_FCW_FSW 0
1032 #define XSAVE_FTW_FOP 1
1033 #define XSAVE_CWD_RIP 2
1034 #define XSAVE_CWD_RDP 4
1035 #define XSAVE_MXCSR 6
1036 #define XSAVE_ST_SPACE 8
1037 #define XSAVE_XMM_SPACE 40
1038 #define XSAVE_XSTATE_BV 128
1039 #define XSAVE_YMMH_SPACE 144
1040 #define XSAVE_BNDREGS 240
1041 #define XSAVE_BNDCSR 256
1042 #define XSAVE_OPMASK 272
1043 #define XSAVE_ZMM_Hi256 288
1044 #define XSAVE_Hi16_ZMM 416
1045
1046 static int kvm_put_xsave(X86CPU *cpu)
1047 {
1048 CPUX86State *env = &cpu->env;
1049 struct kvm_xsave* xsave = env->kvm_xsave_buf;
1050 uint16_t cwd, swd, twd;
1051 uint8_t *xmm;
1052 int i, r;
1053
1054 if (!kvm_has_xsave()) {
1055 return kvm_put_fpu(cpu);
1056 }
1057
1058 memset(xsave, 0, sizeof(struct kvm_xsave));
1059 twd = 0;
1060 swd = env->fpus & ~(7 << 11);
1061 swd |= (env->fpstt & 7) << 11;
1062 cwd = env->fpuc;
1063 for (i = 0; i < 8; ++i) {
1064 twd |= (!env->fptags[i]) << i;
1065 }
1066 xsave->region[XSAVE_FCW_FSW] = (uint32_t)(swd << 16) + cwd;
1067 xsave->region[XSAVE_FTW_FOP] = (uint32_t)(env->fpop << 16) + twd;
1068 memcpy(&xsave->region[XSAVE_CWD_RIP], &env->fpip, sizeof(env->fpip));
1069 memcpy(&xsave->region[XSAVE_CWD_RDP], &env->fpdp, sizeof(env->fpdp));
1070 memcpy(&xsave->region[XSAVE_ST_SPACE], env->fpregs,
1071 sizeof env->fpregs);
1072 xsave->region[XSAVE_MXCSR] = env->mxcsr;
1073 *(uint64_t *)&xsave->region[XSAVE_XSTATE_BV] = env->xstate_bv;
1074 memcpy(&xsave->region[XSAVE_YMMH_SPACE], env->ymmh_regs,
1075 sizeof env->ymmh_regs);
1076 memcpy(&xsave->region[XSAVE_BNDREGS], env->bnd_regs,
1077 sizeof env->bnd_regs);
1078 memcpy(&xsave->region[XSAVE_BNDCSR], &env->bndcs_regs,
1079 sizeof(env->bndcs_regs));
1080 memcpy(&xsave->region[XSAVE_OPMASK], env->opmask_regs,
1081 sizeof env->opmask_regs);
1082 memcpy(&xsave->region[XSAVE_ZMM_Hi256], env->zmmh_regs,
1083 sizeof env->zmmh_regs);
1084
1085 xmm = (uint8_t *)&xsave->region[XSAVE_XMM_SPACE];
1086 for (i = 0; i < CPU_NB_REGS; i++, xmm += 16) {
1087 stq_p(xmm, env->xmm_regs[i].XMM_Q(0));
1088 stq_p(xmm+8, env->xmm_regs[i].XMM_Q(1));
1089 }
1090
1091 #ifdef TARGET_X86_64
1092 memcpy(&xsave->region[XSAVE_Hi16_ZMM], env->hi16_zmm_regs,
1093 sizeof env->hi16_zmm_regs);
1094 #endif
1095 r = kvm_vcpu_ioctl(CPU(cpu), KVM_SET_XSAVE, xsave);
1096 return r;
1097 }
1098
1099 static int kvm_put_xcrs(X86CPU *cpu)
1100 {
1101 CPUX86State *env = &cpu->env;
1102 struct kvm_xcrs xcrs = {};
1103
1104 if (!kvm_has_xcrs()) {
1105 return 0;
1106 }
1107
1108 xcrs.nr_xcrs = 1;
1109 xcrs.flags = 0;
1110 xcrs.xcrs[0].xcr = 0;
1111 xcrs.xcrs[0].value = env->xcr0;
1112 return kvm_vcpu_ioctl(CPU(cpu), KVM_SET_XCRS, &xcrs);
1113 }
1114
1115 static int kvm_put_sregs(X86CPU *cpu)
1116 {
1117 CPUX86State *env = &cpu->env;
1118 struct kvm_sregs sregs;
1119
1120 memset(sregs.interrupt_bitmap, 0, sizeof(sregs.interrupt_bitmap));
1121 if (env->interrupt_injected >= 0) {
1122 sregs.interrupt_bitmap[env->interrupt_injected / 64] |=
1123 (uint64_t)1 << (env->interrupt_injected % 64);
1124 }
1125
1126 if ((env->eflags & VM_MASK)) {
1127 set_v8086_seg(&sregs.cs, &env->segs[R_CS]);
1128 set_v8086_seg(&sregs.ds, &env->segs[R_DS]);
1129 set_v8086_seg(&sregs.es, &env->segs[R_ES]);
1130 set_v8086_seg(&sregs.fs, &env->segs[R_FS]);
1131 set_v8086_seg(&sregs.gs, &env->segs[R_GS]);
1132 set_v8086_seg(&sregs.ss, &env->segs[R_SS]);
1133 } else {
1134 set_seg(&sregs.cs, &env->segs[R_CS]);
1135 set_seg(&sregs.ds, &env->segs[R_DS]);
1136 set_seg(&sregs.es, &env->segs[R_ES]);
1137 set_seg(&sregs.fs, &env->segs[R_FS]);
1138 set_seg(&sregs.gs, &env->segs[R_GS]);
1139 set_seg(&sregs.ss, &env->segs[R_SS]);
1140 }
1141
1142 set_seg(&sregs.tr, &env->tr);
1143 set_seg(&sregs.ldt, &env->ldt);
1144
1145 sregs.idt.limit = env->idt.limit;
1146 sregs.idt.base = env->idt.base;
1147 memset(sregs.idt.padding, 0, sizeof sregs.idt.padding);
1148 sregs.gdt.limit = env->gdt.limit;
1149 sregs.gdt.base = env->gdt.base;
1150 memset(sregs.gdt.padding, 0, sizeof sregs.gdt.padding);
1151
1152 sregs.cr0 = env->cr[0];
1153 sregs.cr2 = env->cr[2];
1154 sregs.cr3 = env->cr[3];
1155 sregs.cr4 = env->cr[4];
1156
1157 sregs.cr8 = cpu_get_apic_tpr(cpu->apic_state);
1158 sregs.apic_base = cpu_get_apic_base(cpu->apic_state);
1159
1160 sregs.efer = env->efer;
1161
1162 return kvm_vcpu_ioctl(CPU(cpu), KVM_SET_SREGS, &sregs);
1163 }
1164
1165 static void kvm_msr_entry_set(struct kvm_msr_entry *entry,
1166 uint32_t index, uint64_t value)
1167 {
1168 entry->index = index;
1169 entry->reserved = 0;
1170 entry->data = value;
1171 }
1172
1173 static int kvm_put_tscdeadline_msr(X86CPU *cpu)
1174 {
1175 CPUX86State *env = &cpu->env;
1176 struct {
1177 struct kvm_msrs info;
1178 struct kvm_msr_entry entries[1];
1179 } msr_data;
1180 struct kvm_msr_entry *msrs = msr_data.entries;
1181
1182 if (!has_msr_tsc_deadline) {
1183 return 0;
1184 }
1185
1186 kvm_msr_entry_set(&msrs[0], MSR_IA32_TSCDEADLINE, env->tsc_deadline);
1187
1188 msr_data.info = (struct kvm_msrs) {
1189 .nmsrs = 1,
1190 };
1191
1192 return kvm_vcpu_ioctl(CPU(cpu), KVM_SET_MSRS, &msr_data);
1193 }
1194
1195 /*
1196 * Provide a separate write service for the feature control MSR in order to
1197 * kick the VCPU out of VMXON or even guest mode on reset. This has to be done
1198 * before writing any other state because forcibly leaving nested mode
1199 * invalidates the VCPU state.
1200 */
1201 static int kvm_put_msr_feature_control(X86CPU *cpu)
1202 {
1203 struct {
1204 struct kvm_msrs info;
1205 struct kvm_msr_entry entry;
1206 } msr_data;
1207
1208 kvm_msr_entry_set(&msr_data.entry, MSR_IA32_FEATURE_CONTROL,
1209 cpu->env.msr_ia32_feature_control);
1210
1211 msr_data.info = (struct kvm_msrs) {
1212 .nmsrs = 1,
1213 };
1214
1215 return kvm_vcpu_ioctl(CPU(cpu), KVM_SET_MSRS, &msr_data);
1216 }
1217
1218 static int kvm_put_msrs(X86CPU *cpu, int level)
1219 {
1220 CPUX86State *env = &cpu->env;
1221 struct {
1222 struct kvm_msrs info;
1223 struct kvm_msr_entry entries[150];
1224 } msr_data;
1225 struct kvm_msr_entry *msrs = msr_data.entries;
1226 int n = 0, i;
1227
1228 kvm_msr_entry_set(&msrs[n++], MSR_IA32_SYSENTER_CS, env->sysenter_cs);
1229 kvm_msr_entry_set(&msrs[n++], MSR_IA32_SYSENTER_ESP, env->sysenter_esp);
1230 kvm_msr_entry_set(&msrs[n++], MSR_IA32_SYSENTER_EIP, env->sysenter_eip);
1231 kvm_msr_entry_set(&msrs[n++], MSR_PAT, env->pat);
1232 if (has_msr_star) {
1233 kvm_msr_entry_set(&msrs[n++], MSR_STAR, env->star);
1234 }
1235 if (has_msr_hsave_pa) {
1236 kvm_msr_entry_set(&msrs[n++], MSR_VM_HSAVE_PA, env->vm_hsave);
1237 }
1238 if (has_msr_tsc_adjust) {
1239 kvm_msr_entry_set(&msrs[n++], MSR_TSC_ADJUST, env->tsc_adjust);
1240 }
1241 if (has_msr_misc_enable) {
1242 kvm_msr_entry_set(&msrs[n++], MSR_IA32_MISC_ENABLE,
1243 env->msr_ia32_misc_enable);
1244 }
1245 if (has_msr_bndcfgs) {
1246 kvm_msr_entry_set(&msrs[n++], MSR_IA32_BNDCFGS, env->msr_bndcfgs);
1247 }
1248 if (has_msr_xss) {
1249 kvm_msr_entry_set(&msrs[n++], MSR_IA32_XSS, env->xss);
1250 }
1251 #ifdef TARGET_X86_64
1252 if (lm_capable_kernel) {
1253 kvm_msr_entry_set(&msrs[n++], MSR_CSTAR, env->cstar);
1254 kvm_msr_entry_set(&msrs[n++], MSR_KERNELGSBASE, env->kernelgsbase);
1255 kvm_msr_entry_set(&msrs[n++], MSR_FMASK, env->fmask);
1256 kvm_msr_entry_set(&msrs[n++], MSR_LSTAR, env->lstar);
1257 }
1258 #endif
1259 /*
1260 * The following MSRs have side effects on the guest or are too heavy
1261 * for normal writeback. Limit them to reset or full state updates.
1262 */
1263 if (level >= KVM_PUT_RESET_STATE) {
1264 kvm_msr_entry_set(&msrs[n++], MSR_IA32_TSC, env->tsc);
1265 kvm_msr_entry_set(&msrs[n++], MSR_KVM_SYSTEM_TIME,
1266 env->system_time_msr);
1267 kvm_msr_entry_set(&msrs[n++], MSR_KVM_WALL_CLOCK, env->wall_clock_msr);
1268 if (has_msr_async_pf_en) {
1269 kvm_msr_entry_set(&msrs[n++], MSR_KVM_ASYNC_PF_EN,
1270 env->async_pf_en_msr);
1271 }
1272 if (has_msr_pv_eoi_en) {
1273 kvm_msr_entry_set(&msrs[n++], MSR_KVM_PV_EOI_EN,
1274 env->pv_eoi_en_msr);
1275 }
1276 if (has_msr_kvm_steal_time) {
1277 kvm_msr_entry_set(&msrs[n++], MSR_KVM_STEAL_TIME,
1278 env->steal_time_msr);
1279 }
1280 if (has_msr_architectural_pmu) {
1281 /* Stop the counter. */
1282 kvm_msr_entry_set(&msrs[n++], MSR_CORE_PERF_FIXED_CTR_CTRL, 0);
1283 kvm_msr_entry_set(&msrs[n++], MSR_CORE_PERF_GLOBAL_CTRL, 0);
1284
1285 /* Set the counter values. */
1286 for (i = 0; i < MAX_FIXED_COUNTERS; i++) {
1287 kvm_msr_entry_set(&msrs[n++], MSR_CORE_PERF_FIXED_CTR0 + i,
1288 env->msr_fixed_counters[i]);
1289 }
1290 for (i = 0; i < num_architectural_pmu_counters; i++) {
1291 kvm_msr_entry_set(&msrs[n++], MSR_P6_PERFCTR0 + i,
1292 env->msr_gp_counters[i]);
1293 kvm_msr_entry_set(&msrs[n++], MSR_P6_EVNTSEL0 + i,
1294 env->msr_gp_evtsel[i]);
1295 }
1296 kvm_msr_entry_set(&msrs[n++], MSR_CORE_PERF_GLOBAL_STATUS,
1297 env->msr_global_status);
1298 kvm_msr_entry_set(&msrs[n++], MSR_CORE_PERF_GLOBAL_OVF_CTRL,
1299 env->msr_global_ovf_ctrl);
1300
1301 /* Now start the PMU. */
1302 kvm_msr_entry_set(&msrs[n++], MSR_CORE_PERF_FIXED_CTR_CTRL,
1303 env->msr_fixed_ctr_ctrl);
1304 kvm_msr_entry_set(&msrs[n++], MSR_CORE_PERF_GLOBAL_CTRL,
1305 env->msr_global_ctrl);
1306 }
1307 if (has_msr_hv_hypercall) {
1308 kvm_msr_entry_set(&msrs[n++], HV_X64_MSR_GUEST_OS_ID,
1309 env->msr_hv_guest_os_id);
1310 kvm_msr_entry_set(&msrs[n++], HV_X64_MSR_HYPERCALL,
1311 env->msr_hv_hypercall);
1312 }
1313 if (has_msr_hv_vapic) {
1314 kvm_msr_entry_set(&msrs[n++], HV_X64_MSR_APIC_ASSIST_PAGE,
1315 env->msr_hv_vapic);
1316 }
1317 if (has_msr_hv_tsc) {
1318 kvm_msr_entry_set(&msrs[n++], HV_X64_MSR_REFERENCE_TSC,
1319 env->msr_hv_tsc);
1320 }
1321 if (has_msr_mtrr) {
1322 kvm_msr_entry_set(&msrs[n++], MSR_MTRRdefType, env->mtrr_deftype);
1323 kvm_msr_entry_set(&msrs[n++],
1324 MSR_MTRRfix64K_00000, env->mtrr_fixed[0]);
1325 kvm_msr_entry_set(&msrs[n++],
1326 MSR_MTRRfix16K_80000, env->mtrr_fixed[1]);
1327 kvm_msr_entry_set(&msrs[n++],
1328 MSR_MTRRfix16K_A0000, env->mtrr_fixed[2]);
1329 kvm_msr_entry_set(&msrs[n++],
1330 MSR_MTRRfix4K_C0000, env->mtrr_fixed[3]);
1331 kvm_msr_entry_set(&msrs[n++],
1332 MSR_MTRRfix4K_C8000, env->mtrr_fixed[4]);
1333 kvm_msr_entry_set(&msrs[n++],
1334 MSR_MTRRfix4K_D0000, env->mtrr_fixed[5]);
1335 kvm_msr_entry_set(&msrs[n++],
1336 MSR_MTRRfix4K_D8000, env->mtrr_fixed[6]);
1337 kvm_msr_entry_set(&msrs[n++],
1338 MSR_MTRRfix4K_E0000, env->mtrr_fixed[7]);
1339 kvm_msr_entry_set(&msrs[n++],
1340 MSR_MTRRfix4K_E8000, env->mtrr_fixed[8]);
1341 kvm_msr_entry_set(&msrs[n++],
1342 MSR_MTRRfix4K_F0000, env->mtrr_fixed[9]);
1343 kvm_msr_entry_set(&msrs[n++],
1344 MSR_MTRRfix4K_F8000, env->mtrr_fixed[10]);
1345 for (i = 0; i < MSR_MTRRcap_VCNT; i++) {
1346 kvm_msr_entry_set(&msrs[n++],
1347 MSR_MTRRphysBase(i), env->mtrr_var[i].base);
1348 kvm_msr_entry_set(&msrs[n++],
1349 MSR_MTRRphysMask(i), env->mtrr_var[i].mask);
1350 }
1351 }
1352
1353 /* Note: MSR_IA32_FEATURE_CONTROL is written separately, see
1354 * kvm_put_msr_feature_control. */
1355 }
1356 if (env->mcg_cap) {
1357 int i;
1358
1359 kvm_msr_entry_set(&msrs[n++], MSR_MCG_STATUS, env->mcg_status);
1360 kvm_msr_entry_set(&msrs[n++], MSR_MCG_CTL, env->mcg_ctl);
1361 for (i = 0; i < (env->mcg_cap & 0xff) * 4; i++) {
1362 kvm_msr_entry_set(&msrs[n++], MSR_MC0_CTL + i, env->mce_banks[i]);
1363 }
1364 }
1365
1366 msr_data.info = (struct kvm_msrs) {
1367 .nmsrs = n,
1368 };
1369
1370 return kvm_vcpu_ioctl(CPU(cpu), KVM_SET_MSRS, &msr_data);
1371
1372 }
1373
1374
1375 static int kvm_get_fpu(X86CPU *cpu)
1376 {
1377 CPUX86State *env = &cpu->env;
1378 struct kvm_fpu fpu;
1379 int i, ret;
1380
1381 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_FPU, &fpu);
1382 if (ret < 0) {
1383 return ret;
1384 }
1385
1386 env->fpstt = (fpu.fsw >> 11) & 7;
1387 env->fpus = fpu.fsw;
1388 env->fpuc = fpu.fcw;
1389 env->fpop = fpu.last_opcode;
1390 env->fpip = fpu.last_ip;
1391 env->fpdp = fpu.last_dp;
1392 for (i = 0; i < 8; ++i) {
1393 env->fptags[i] = !((fpu.ftwx >> i) & 1);
1394 }
1395 memcpy(env->fpregs, fpu.fpr, sizeof env->fpregs);
1396 for (i = 0; i < CPU_NB_REGS; i++) {
1397 env->xmm_regs[i].XMM_Q(0) = ldq_p(&fpu.xmm[i][0]);
1398 env->xmm_regs[i].XMM_Q(1) = ldq_p(&fpu.xmm[i][8]);
1399 }
1400 env->mxcsr = fpu.mxcsr;
1401
1402 return 0;
1403 }
1404
1405 static int kvm_get_xsave(X86CPU *cpu)
1406 {
1407 CPUX86State *env = &cpu->env;
1408 struct kvm_xsave* xsave = env->kvm_xsave_buf;
1409 int ret, i;
1410 const uint8_t *xmm;
1411 uint16_t cwd, swd, twd;
1412
1413 if (!kvm_has_xsave()) {
1414 return kvm_get_fpu(cpu);
1415 }
1416
1417 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_XSAVE, xsave);
1418 if (ret < 0) {
1419 return ret;
1420 }
1421
1422 cwd = (uint16_t)xsave->region[XSAVE_FCW_FSW];
1423 swd = (uint16_t)(xsave->region[XSAVE_FCW_FSW] >> 16);
1424 twd = (uint16_t)xsave->region[XSAVE_FTW_FOP];
1425 env->fpop = (uint16_t)(xsave->region[XSAVE_FTW_FOP] >> 16);
1426 env->fpstt = (swd >> 11) & 7;
1427 env->fpus = swd;
1428 env->fpuc = cwd;
1429 for (i = 0; i < 8; ++i) {
1430 env->fptags[i] = !((twd >> i) & 1);
1431 }
1432 memcpy(&env->fpip, &xsave->region[XSAVE_CWD_RIP], sizeof(env->fpip));
1433 memcpy(&env->fpdp, &xsave->region[XSAVE_CWD_RDP], sizeof(env->fpdp));
1434 env->mxcsr = xsave->region[XSAVE_MXCSR];
1435 memcpy(env->fpregs, &xsave->region[XSAVE_ST_SPACE],
1436 sizeof env->fpregs);
1437 env->xstate_bv = *(uint64_t *)&xsave->region[XSAVE_XSTATE_BV];
1438 memcpy(env->ymmh_regs, &xsave->region[XSAVE_YMMH_SPACE],
1439 sizeof env->ymmh_regs);
1440 memcpy(env->bnd_regs, &xsave->region[XSAVE_BNDREGS],
1441 sizeof env->bnd_regs);
1442 memcpy(&env->bndcs_regs, &xsave->region[XSAVE_BNDCSR],
1443 sizeof(env->bndcs_regs));
1444 memcpy(env->opmask_regs, &xsave->region[XSAVE_OPMASK],
1445 sizeof env->opmask_regs);
1446 memcpy(env->zmmh_regs, &xsave->region[XSAVE_ZMM_Hi256],
1447 sizeof env->zmmh_regs);
1448
1449 xmm = (const uint8_t *)&xsave->region[XSAVE_XMM_SPACE];
1450 for (i = 0; i < CPU_NB_REGS; i++, xmm += 16) {
1451 env->xmm_regs[i].XMM_Q(0) = ldq_p(xmm);
1452 env->xmm_regs[i].XMM_Q(1) = ldq_p(xmm+8);
1453 }
1454
1455 #ifdef TARGET_X86_64
1456 memcpy(env->hi16_zmm_regs, &xsave->region[XSAVE_Hi16_ZMM],
1457 sizeof env->hi16_zmm_regs);
1458 #endif
1459 return 0;
1460 }
1461
1462 static int kvm_get_xcrs(X86CPU *cpu)
1463 {
1464 CPUX86State *env = &cpu->env;
1465 int i, ret;
1466 struct kvm_xcrs xcrs;
1467
1468 if (!kvm_has_xcrs()) {
1469 return 0;
1470 }
1471
1472 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_XCRS, &xcrs);
1473 if (ret < 0) {
1474 return ret;
1475 }
1476
1477 for (i = 0; i < xcrs.nr_xcrs; i++) {
1478 /* Only support xcr0 now */
1479 if (xcrs.xcrs[i].xcr == 0) {
1480 env->xcr0 = xcrs.xcrs[i].value;
1481 break;
1482 }
1483 }
1484 return 0;
1485 }
1486
1487 static int kvm_get_sregs(X86CPU *cpu)
1488 {
1489 CPUX86State *env = &cpu->env;
1490 struct kvm_sregs sregs;
1491 uint32_t hflags;
1492 int bit, i, ret;
1493
1494 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_SREGS, &sregs);
1495 if (ret < 0) {
1496 return ret;
1497 }
1498
1499 /* There can only be one pending IRQ set in the bitmap at a time, so try
1500 to find it and save its number instead (-1 for none). */
1501 env->interrupt_injected = -1;
1502 for (i = 0; i < ARRAY_SIZE(sregs.interrupt_bitmap); i++) {
1503 if (sregs.interrupt_bitmap[i]) {
1504 bit = ctz64(sregs.interrupt_bitmap[i]);
1505 env->interrupt_injected = i * 64 + bit;
1506 break;
1507 }
1508 }
1509
1510 get_seg(&env->segs[R_CS], &sregs.cs);
1511 get_seg(&env->segs[R_DS], &sregs.ds);
1512 get_seg(&env->segs[R_ES], &sregs.es);
1513 get_seg(&env->segs[R_FS], &sregs.fs);
1514 get_seg(&env->segs[R_GS], &sregs.gs);
1515 get_seg(&env->segs[R_SS], &sregs.ss);
1516
1517 get_seg(&env->tr, &sregs.tr);
1518 get_seg(&env->ldt, &sregs.ldt);
1519
1520 env->idt.limit = sregs.idt.limit;
1521 env->idt.base = sregs.idt.base;
1522 env->gdt.limit = sregs.gdt.limit;
1523 env->gdt.base = sregs.gdt.base;
1524
1525 env->cr[0] = sregs.cr0;
1526 env->cr[2] = sregs.cr2;
1527 env->cr[3] = sregs.cr3;
1528 env->cr[4] = sregs.cr4;
1529
1530 env->efer = sregs.efer;
1531
1532 /* changes to apic base and cr8/tpr are read back via kvm_arch_post_run */
1533
1534 #define HFLAG_COPY_MASK \
1535 ~( HF_CPL_MASK | HF_PE_MASK | HF_MP_MASK | HF_EM_MASK | \
1536 HF_TS_MASK | HF_TF_MASK | HF_VM_MASK | HF_IOPL_MASK | \
1537 HF_OSFXSR_MASK | HF_LMA_MASK | HF_CS32_MASK | \
1538 HF_SS32_MASK | HF_CS64_MASK | HF_ADDSEG_MASK)
1539
1540 hflags = (env->segs[R_SS].flags >> DESC_DPL_SHIFT) & HF_CPL_MASK;
1541 hflags |= (env->cr[0] & CR0_PE_MASK) << (HF_PE_SHIFT - CR0_PE_SHIFT);
1542 hflags |= (env->cr[0] << (HF_MP_SHIFT - CR0_MP_SHIFT)) &
1543 (HF_MP_MASK | HF_EM_MASK | HF_TS_MASK);
1544 hflags |= (env->eflags & (HF_TF_MASK | HF_VM_MASK | HF_IOPL_MASK));
1545 hflags |= (env->cr[4] & CR4_OSFXSR_MASK) <<
1546 (HF_OSFXSR_SHIFT - CR4_OSFXSR_SHIFT);
1547
1548 if (env->efer & MSR_EFER_LMA) {
1549 hflags |= HF_LMA_MASK;
1550 }
1551
1552 if ((hflags & HF_LMA_MASK) && (env->segs[R_CS].flags & DESC_L_MASK)) {
1553 hflags |= HF_CS32_MASK | HF_SS32_MASK | HF_CS64_MASK;
1554 } else {
1555 hflags |= (env->segs[R_CS].flags & DESC_B_MASK) >>
1556 (DESC_B_SHIFT - HF_CS32_SHIFT);
1557 hflags |= (env->segs[R_SS].flags & DESC_B_MASK) >>
1558 (DESC_B_SHIFT - HF_SS32_SHIFT);
1559 if (!(env->cr[0] & CR0_PE_MASK) || (env->eflags & VM_MASK) ||
1560 !(hflags & HF_CS32_MASK)) {
1561 hflags |= HF_ADDSEG_MASK;
1562 } else {
1563 hflags |= ((env->segs[R_DS].base | env->segs[R_ES].base |
1564 env->segs[R_SS].base) != 0) << HF_ADDSEG_SHIFT;
1565 }
1566 }
1567 env->hflags = (env->hflags & HFLAG_COPY_MASK) | hflags;
1568
1569 return 0;
1570 }
1571
1572 static int kvm_get_msrs(X86CPU *cpu)
1573 {
1574 CPUX86State *env = &cpu->env;
1575 struct {
1576 struct kvm_msrs info;
1577 struct kvm_msr_entry entries[150];
1578 } msr_data;
1579 struct kvm_msr_entry *msrs = msr_data.entries;
1580 int ret, i, n;
1581
1582 n = 0;
1583 msrs[n++].index = MSR_IA32_SYSENTER_CS;
1584 msrs[n++].index = MSR_IA32_SYSENTER_ESP;
1585 msrs[n++].index = MSR_IA32_SYSENTER_EIP;
1586 msrs[n++].index = MSR_PAT;
1587 if (has_msr_star) {
1588 msrs[n++].index = MSR_STAR;
1589 }
1590 if (has_msr_hsave_pa) {
1591 msrs[n++].index = MSR_VM_HSAVE_PA;
1592 }
1593 if (has_msr_tsc_adjust) {
1594 msrs[n++].index = MSR_TSC_ADJUST;
1595 }
1596 if (has_msr_tsc_deadline) {
1597 msrs[n++].index = MSR_IA32_TSCDEADLINE;
1598 }
1599 if (has_msr_misc_enable) {
1600 msrs[n++].index = MSR_IA32_MISC_ENABLE;
1601 }
1602 if (has_msr_feature_control) {
1603 msrs[n++].index = MSR_IA32_FEATURE_CONTROL;
1604 }
1605 if (has_msr_bndcfgs) {
1606 msrs[n++].index = MSR_IA32_BNDCFGS;
1607 }
1608 if (has_msr_xss) {
1609 msrs[n++].index = MSR_IA32_XSS;
1610 }
1611
1612
1613 if (!env->tsc_valid) {
1614 msrs[n++].index = MSR_IA32_TSC;
1615 env->tsc_valid = !runstate_is_running();
1616 }
1617
1618 #ifdef TARGET_X86_64
1619 if (lm_capable_kernel) {
1620 msrs[n++].index = MSR_CSTAR;
1621 msrs[n++].index = MSR_KERNELGSBASE;
1622 msrs[n++].index = MSR_FMASK;
1623 msrs[n++].index = MSR_LSTAR;
1624 }
1625 #endif
1626 msrs[n++].index = MSR_KVM_SYSTEM_TIME;
1627 msrs[n++].index = MSR_KVM_WALL_CLOCK;
1628 if (has_msr_async_pf_en) {
1629 msrs[n++].index = MSR_KVM_ASYNC_PF_EN;
1630 }
1631 if (has_msr_pv_eoi_en) {
1632 msrs[n++].index = MSR_KVM_PV_EOI_EN;
1633 }
1634 if (has_msr_kvm_steal_time) {
1635 msrs[n++].index = MSR_KVM_STEAL_TIME;
1636 }
1637 if (has_msr_architectural_pmu) {
1638 msrs[n++].index = MSR_CORE_PERF_FIXED_CTR_CTRL;
1639 msrs[n++].index = MSR_CORE_PERF_GLOBAL_CTRL;
1640 msrs[n++].index = MSR_CORE_PERF_GLOBAL_STATUS;
1641 msrs[n++].index = MSR_CORE_PERF_GLOBAL_OVF_CTRL;
1642 for (i = 0; i < MAX_FIXED_COUNTERS; i++) {
1643 msrs[n++].index = MSR_CORE_PERF_FIXED_CTR0 + i;
1644 }
1645 for (i = 0; i < num_architectural_pmu_counters; i++) {
1646 msrs[n++].index = MSR_P6_PERFCTR0 + i;
1647 msrs[n++].index = MSR_P6_EVNTSEL0 + i;
1648 }
1649 }
1650
1651 if (env->mcg_cap) {
1652 msrs[n++].index = MSR_MCG_STATUS;
1653 msrs[n++].index = MSR_MCG_CTL;
1654 for (i = 0; i < (env->mcg_cap & 0xff) * 4; i++) {
1655 msrs[n++].index = MSR_MC0_CTL + i;
1656 }
1657 }
1658
1659 if (has_msr_hv_hypercall) {
1660 msrs[n++].index = HV_X64_MSR_HYPERCALL;
1661 msrs[n++].index = HV_X64_MSR_GUEST_OS_ID;
1662 }
1663 if (has_msr_hv_vapic) {
1664 msrs[n++].index = HV_X64_MSR_APIC_ASSIST_PAGE;
1665 }
1666 if (has_msr_hv_tsc) {
1667 msrs[n++].index = HV_X64_MSR_REFERENCE_TSC;
1668 }
1669 if (has_msr_mtrr) {
1670 msrs[n++].index = MSR_MTRRdefType;
1671 msrs[n++].index = MSR_MTRRfix64K_00000;
1672 msrs[n++].index = MSR_MTRRfix16K_80000;
1673 msrs[n++].index = MSR_MTRRfix16K_A0000;
1674 msrs[n++].index = MSR_MTRRfix4K_C0000;
1675 msrs[n++].index = MSR_MTRRfix4K_C8000;
1676 msrs[n++].index = MSR_MTRRfix4K_D0000;
1677 msrs[n++].index = MSR_MTRRfix4K_D8000;
1678 msrs[n++].index = MSR_MTRRfix4K_E0000;
1679 msrs[n++].index = MSR_MTRRfix4K_E8000;
1680 msrs[n++].index = MSR_MTRRfix4K_F0000;
1681 msrs[n++].index = MSR_MTRRfix4K_F8000;
1682 for (i = 0; i < MSR_MTRRcap_VCNT; i++) {
1683 msrs[n++].index = MSR_MTRRphysBase(i);
1684 msrs[n++].index = MSR_MTRRphysMask(i);
1685 }
1686 }
1687
1688 msr_data.info = (struct kvm_msrs) {
1689 .nmsrs = n,
1690 };
1691
1692 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_MSRS, &msr_data);
1693 if (ret < 0) {
1694 return ret;
1695 }
1696
1697 for (i = 0; i < ret; i++) {
1698 uint32_t index = msrs[i].index;
1699 switch (index) {
1700 case MSR_IA32_SYSENTER_CS:
1701 env->sysenter_cs = msrs[i].data;
1702 break;
1703 case MSR_IA32_SYSENTER_ESP:
1704 env->sysenter_esp = msrs[i].data;
1705 break;
1706 case MSR_IA32_SYSENTER_EIP:
1707 env->sysenter_eip = msrs[i].data;
1708 break;
1709 case MSR_PAT:
1710 env->pat = msrs[i].data;
1711 break;
1712 case MSR_STAR:
1713 env->star = msrs[i].data;
1714 break;
1715 #ifdef TARGET_X86_64
1716 case MSR_CSTAR:
1717 env->cstar = msrs[i].data;
1718 break;
1719 case MSR_KERNELGSBASE:
1720 env->kernelgsbase = msrs[i].data;
1721 break;
1722 case MSR_FMASK:
1723 env->fmask = msrs[i].data;
1724 break;
1725 case MSR_LSTAR:
1726 env->lstar = msrs[i].data;
1727 break;
1728 #endif
1729 case MSR_IA32_TSC:
1730 env->tsc = msrs[i].data;
1731 break;
1732 case MSR_TSC_ADJUST:
1733 env->tsc_adjust = msrs[i].data;
1734 break;
1735 case MSR_IA32_TSCDEADLINE:
1736 env->tsc_deadline = msrs[i].data;
1737 break;
1738 case MSR_VM_HSAVE_PA:
1739 env->vm_hsave = msrs[i].data;
1740 break;
1741 case MSR_KVM_SYSTEM_TIME:
1742 env->system_time_msr = msrs[i].data;
1743 break;
1744 case MSR_KVM_WALL_CLOCK:
1745 env->wall_clock_msr = msrs[i].data;
1746 break;
1747 case MSR_MCG_STATUS:
1748 env->mcg_status = msrs[i].data;
1749 break;
1750 case MSR_MCG_CTL:
1751 env->mcg_ctl = msrs[i].data;
1752 break;
1753 case MSR_IA32_MISC_ENABLE:
1754 env->msr_ia32_misc_enable = msrs[i].data;
1755 break;
1756 case MSR_IA32_FEATURE_CONTROL:
1757 env->msr_ia32_feature_control = msrs[i].data;
1758 break;
1759 case MSR_IA32_BNDCFGS:
1760 env->msr_bndcfgs = msrs[i].data;
1761 break;
1762 case MSR_IA32_XSS:
1763 env->xss = msrs[i].data;
1764 break;
1765 default:
1766 if (msrs[i].index >= MSR_MC0_CTL &&
1767 msrs[i].index < MSR_MC0_CTL + (env->mcg_cap & 0xff) * 4) {
1768 env->mce_banks[msrs[i].index - MSR_MC0_CTL] = msrs[i].data;
1769 }
1770 break;
1771 case MSR_KVM_ASYNC_PF_EN:
1772 env->async_pf_en_msr = msrs[i].data;
1773 break;
1774 case MSR_KVM_PV_EOI_EN:
1775 env->pv_eoi_en_msr = msrs[i].data;
1776 break;
1777 case MSR_KVM_STEAL_TIME:
1778 env->steal_time_msr = msrs[i].data;
1779 break;
1780 case MSR_CORE_PERF_FIXED_CTR_CTRL:
1781 env->msr_fixed_ctr_ctrl = msrs[i].data;
1782 break;
1783 case MSR_CORE_PERF_GLOBAL_CTRL:
1784 env->msr_global_ctrl = msrs[i].data;
1785 break;
1786 case MSR_CORE_PERF_GLOBAL_STATUS:
1787 env->msr_global_status = msrs[i].data;
1788 break;
1789 case MSR_CORE_PERF_GLOBAL_OVF_CTRL:
1790 env->msr_global_ovf_ctrl = msrs[i].data;
1791 break;
1792 case MSR_CORE_PERF_FIXED_CTR0 ... MSR_CORE_PERF_FIXED_CTR0 + MAX_FIXED_COUNTERS - 1:
1793 env->msr_fixed_counters[index - MSR_CORE_PERF_FIXED_CTR0] = msrs[i].data;
1794 break;
1795 case MSR_P6_PERFCTR0 ... MSR_P6_PERFCTR0 + MAX_GP_COUNTERS - 1:
1796 env->msr_gp_counters[index - MSR_P6_PERFCTR0] = msrs[i].data;
1797 break;
1798 case MSR_P6_EVNTSEL0 ... MSR_P6_EVNTSEL0 + MAX_GP_COUNTERS - 1:
1799 env->msr_gp_evtsel[index - MSR_P6_EVNTSEL0] = msrs[i].data;
1800 break;
1801 case HV_X64_MSR_HYPERCALL:
1802 env->msr_hv_hypercall = msrs[i].data;
1803 break;
1804 case HV_X64_MSR_GUEST_OS_ID:
1805 env->msr_hv_guest_os_id = msrs[i].data;
1806 break;
1807 case HV_X64_MSR_APIC_ASSIST_PAGE:
1808 env->msr_hv_vapic = msrs[i].data;
1809 break;
1810 case HV_X64_MSR_REFERENCE_TSC:
1811 env->msr_hv_tsc = msrs[i].data;
1812 break;
1813 case MSR_MTRRdefType:
1814 env->mtrr_deftype = msrs[i].data;
1815 break;
1816 case MSR_MTRRfix64K_00000:
1817 env->mtrr_fixed[0] = msrs[i].data;
1818 break;
1819 case MSR_MTRRfix16K_80000:
1820 env->mtrr_fixed[1] = msrs[i].data;
1821 break;
1822 case MSR_MTRRfix16K_A0000:
1823 env->mtrr_fixed[2] = msrs[i].data;
1824 break;
1825 case MSR_MTRRfix4K_C0000:
1826 env->mtrr_fixed[3] = msrs[i].data;
1827 break;
1828 case MSR_MTRRfix4K_C8000:
1829 env->mtrr_fixed[4] = msrs[i].data;
1830 break;
1831 case MSR_MTRRfix4K_D0000:
1832 env->mtrr_fixed[5] = msrs[i].data;
1833 break;
1834 case MSR_MTRRfix4K_D8000:
1835 env->mtrr_fixed[6] = msrs[i].data;
1836 break;
1837 case MSR_MTRRfix4K_E0000:
1838 env->mtrr_fixed[7] = msrs[i].data;
1839 break;
1840 case MSR_MTRRfix4K_E8000:
1841 env->mtrr_fixed[8] = msrs[i].data;
1842 break;
1843 case MSR_MTRRfix4K_F0000:
1844 env->mtrr_fixed[9] = msrs[i].data;
1845 break;
1846 case MSR_MTRRfix4K_F8000:
1847 env->mtrr_fixed[10] = msrs[i].data;
1848 break;
1849 case MSR_MTRRphysBase(0) ... MSR_MTRRphysMask(MSR_MTRRcap_VCNT - 1):
1850 if (index & 1) {
1851 env->mtrr_var[MSR_MTRRphysIndex(index)].mask = msrs[i].data;
1852 } else {
1853 env->mtrr_var[MSR_MTRRphysIndex(index)].base = msrs[i].data;
1854 }
1855 break;
1856 }
1857 }
1858
1859 return 0;
1860 }
1861
1862 static int kvm_put_mp_state(X86CPU *cpu)
1863 {
1864 struct kvm_mp_state mp_state = { .mp_state = cpu->env.mp_state };
1865
1866 return kvm_vcpu_ioctl(CPU(cpu), KVM_SET_MP_STATE, &mp_state);
1867 }
1868
1869 static int kvm_get_mp_state(X86CPU *cpu)
1870 {
1871 CPUState *cs = CPU(cpu);
1872 CPUX86State *env = &cpu->env;
1873 struct kvm_mp_state mp_state;
1874 int ret;
1875
1876 ret = kvm_vcpu_ioctl(cs, KVM_GET_MP_STATE, &mp_state);
1877 if (ret < 0) {
1878 return ret;
1879 }
1880 env->mp_state = mp_state.mp_state;
1881 if (kvm_irqchip_in_kernel()) {
1882 cs->halted = (mp_state.mp_state == KVM_MP_STATE_HALTED);
1883 }
1884 return 0;
1885 }
1886
1887 static int kvm_get_apic(X86CPU *cpu)
1888 {
1889 DeviceState *apic = cpu->apic_state;
1890 struct kvm_lapic_state kapic;
1891 int ret;
1892
1893 if (apic && kvm_irqchip_in_kernel()) {
1894 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_LAPIC, &kapic);
1895 if (ret < 0) {
1896 return ret;
1897 }
1898
1899 kvm_get_apic_state(apic, &kapic);
1900 }
1901 return 0;
1902 }
1903
1904 static int kvm_put_apic(X86CPU *cpu)
1905 {
1906 DeviceState *apic = cpu->apic_state;
1907 struct kvm_lapic_state kapic;
1908
1909 if (apic && kvm_irqchip_in_kernel()) {
1910 kvm_put_apic_state(apic, &kapic);
1911
1912 return kvm_vcpu_ioctl(CPU(cpu), KVM_SET_LAPIC, &kapic);
1913 }
1914 return 0;
1915 }
1916
1917 static int kvm_put_vcpu_events(X86CPU *cpu, int level)
1918 {
1919 CPUX86State *env = &cpu->env;
1920 struct kvm_vcpu_events events = {};
1921
1922 if (!kvm_has_vcpu_events()) {
1923 return 0;
1924 }
1925
1926 events.exception.injected = (env->exception_injected >= 0);
1927 events.exception.nr = env->exception_injected;
1928 events.exception.has_error_code = env->has_error_code;
1929 events.exception.error_code = env->error_code;
1930 events.exception.pad = 0;
1931
1932 events.interrupt.injected = (env->interrupt_injected >= 0);
1933 events.interrupt.nr = env->interrupt_injected;
1934 events.interrupt.soft = env->soft_interrupt;
1935
1936 events.nmi.injected = env->nmi_injected;
1937 events.nmi.pending = env->nmi_pending;
1938 events.nmi.masked = !!(env->hflags2 & HF2_NMI_MASK);
1939 events.nmi.pad = 0;
1940
1941 events.sipi_vector = env->sipi_vector;
1942
1943 events.flags = 0;
1944 if (level >= KVM_PUT_RESET_STATE) {
1945 events.flags |=
1946 KVM_VCPUEVENT_VALID_NMI_PENDING | KVM_VCPUEVENT_VALID_SIPI_VECTOR;
1947 }
1948
1949 return kvm_vcpu_ioctl(CPU(cpu), KVM_SET_VCPU_EVENTS, &events);
1950 }
1951
1952 static int kvm_get_vcpu_events(X86CPU *cpu)
1953 {
1954 CPUX86State *env = &cpu->env;
1955 struct kvm_vcpu_events events;
1956 int ret;
1957
1958 if (!kvm_has_vcpu_events()) {
1959 return 0;
1960 }
1961
1962 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_VCPU_EVENTS, &events);
1963 if (ret < 0) {
1964 return ret;
1965 }
1966 env->exception_injected =
1967 events.exception.injected ? events.exception.nr : -1;
1968 env->has_error_code = events.exception.has_error_code;
1969 env->error_code = events.exception.error_code;
1970
1971 env->interrupt_injected =
1972 events.interrupt.injected ? events.interrupt.nr : -1;
1973 env->soft_interrupt = events.interrupt.soft;
1974
1975 env->nmi_injected = events.nmi.injected;
1976 env->nmi_pending = events.nmi.pending;
1977 if (events.nmi.masked) {
1978 env->hflags2 |= HF2_NMI_MASK;
1979 } else {
1980 env->hflags2 &= ~HF2_NMI_MASK;
1981 }
1982
1983 env->sipi_vector = events.sipi_vector;
1984
1985 return 0;
1986 }
1987
1988 static int kvm_guest_debug_workarounds(X86CPU *cpu)
1989 {
1990 CPUState *cs = CPU(cpu);
1991 CPUX86State *env = &cpu->env;
1992 int ret = 0;
1993 unsigned long reinject_trap = 0;
1994
1995 if (!kvm_has_vcpu_events()) {
1996 if (env->exception_injected == 1) {
1997 reinject_trap = KVM_GUESTDBG_INJECT_DB;
1998 } else if (env->exception_injected == 3) {
1999 reinject_trap = KVM_GUESTDBG_INJECT_BP;
2000 }
2001 env->exception_injected = -1;
2002 }
2003
2004 /*
2005 * Kernels before KVM_CAP_X86_ROBUST_SINGLESTEP overwrote flags.TF
2006 * injected via SET_GUEST_DEBUG while updating GP regs. Work around this
2007 * by updating the debug state once again if single-stepping is on.
2008 * Another reason to call kvm_update_guest_debug here is a pending debug
2009 * trap raise by the guest. On kernels without SET_VCPU_EVENTS we have to
2010 * reinject them via SET_GUEST_DEBUG.
2011 */
2012 if (reinject_trap ||
2013 (!kvm_has_robust_singlestep() && cs->singlestep_enabled)) {
2014 ret = kvm_update_guest_debug(cs, reinject_trap);
2015 }
2016 return ret;
2017 }
2018
2019 static int kvm_put_debugregs(X86CPU *cpu)
2020 {
2021 CPUX86State *env = &cpu->env;
2022 struct kvm_debugregs dbgregs;
2023 int i;
2024
2025 if (!kvm_has_debugregs()) {
2026 return 0;
2027 }
2028
2029 for (i = 0; i < 4; i++) {
2030 dbgregs.db[i] = env->dr[i];
2031 }
2032 dbgregs.dr6 = env->dr[6];
2033 dbgregs.dr7 = env->dr[7];
2034 dbgregs.flags = 0;
2035
2036 return kvm_vcpu_ioctl(CPU(cpu), KVM_SET_DEBUGREGS, &dbgregs);
2037 }
2038
2039 static int kvm_get_debugregs(X86CPU *cpu)
2040 {
2041 CPUX86State *env = &cpu->env;
2042 struct kvm_debugregs dbgregs;
2043 int i, ret;
2044
2045 if (!kvm_has_debugregs()) {
2046 return 0;
2047 }
2048
2049 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_DEBUGREGS, &dbgregs);
2050 if (ret < 0) {
2051 return ret;
2052 }
2053 for (i = 0; i < 4; i++) {
2054 env->dr[i] = dbgregs.db[i];
2055 }
2056 env->dr[4] = env->dr[6] = dbgregs.dr6;
2057 env->dr[5] = env->dr[7] = dbgregs.dr7;
2058
2059 return 0;
2060 }
2061
2062 int kvm_arch_put_registers(CPUState *cpu, int level)
2063 {
2064 X86CPU *x86_cpu = X86_CPU(cpu);
2065 int ret;
2066
2067 assert(cpu_is_stopped(cpu) || qemu_cpu_is_self(cpu));
2068
2069 if (level >= KVM_PUT_RESET_STATE && has_msr_feature_control) {
2070 ret = kvm_put_msr_feature_control(x86_cpu);
2071 if (ret < 0) {
2072 return ret;
2073 }
2074 }
2075
2076 ret = kvm_getput_regs(x86_cpu, 1);
2077 if (ret < 0) {
2078 return ret;
2079 }
2080 ret = kvm_put_xsave(x86_cpu);
2081 if (ret < 0) {
2082 return ret;
2083 }
2084 ret = kvm_put_xcrs(x86_cpu);
2085 if (ret < 0) {
2086 return ret;
2087 }
2088 ret = kvm_put_sregs(x86_cpu);
2089 if (ret < 0) {
2090 return ret;
2091 }
2092 /* must be before kvm_put_msrs */
2093 ret = kvm_inject_mce_oldstyle(x86_cpu);
2094 if (ret < 0) {
2095 return ret;
2096 }
2097 ret = kvm_put_msrs(x86_cpu, level);
2098 if (ret < 0) {
2099 return ret;
2100 }
2101 if (level >= KVM_PUT_RESET_STATE) {
2102 ret = kvm_put_mp_state(x86_cpu);
2103 if (ret < 0) {
2104 return ret;
2105 }
2106 ret = kvm_put_apic(x86_cpu);
2107 if (ret < 0) {
2108 return ret;
2109 }
2110 }
2111
2112 ret = kvm_put_tscdeadline_msr(x86_cpu);
2113 if (ret < 0) {
2114 return ret;
2115 }
2116
2117 ret = kvm_put_vcpu_events(x86_cpu, level);
2118 if (ret < 0) {
2119 return ret;
2120 }
2121 ret = kvm_put_debugregs(x86_cpu);
2122 if (ret < 0) {
2123 return ret;
2124 }
2125 /* must be last */
2126 ret = kvm_guest_debug_workarounds(x86_cpu);
2127 if (ret < 0) {
2128 return ret;
2129 }
2130 return 0;
2131 }
2132
2133 int kvm_arch_get_registers(CPUState *cs)
2134 {
2135 X86CPU *cpu = X86_CPU(cs);
2136 int ret;
2137
2138 assert(cpu_is_stopped(cs) || qemu_cpu_is_self(cs));
2139
2140 ret = kvm_getput_regs(cpu, 0);
2141 if (ret < 0) {
2142 return ret;
2143 }
2144 ret = kvm_get_xsave(cpu);
2145 if (ret < 0) {
2146 return ret;
2147 }
2148 ret = kvm_get_xcrs(cpu);
2149 if (ret < 0) {
2150 return ret;
2151 }
2152 ret = kvm_get_sregs(cpu);
2153 if (ret < 0) {
2154 return ret;
2155 }
2156 ret = kvm_get_msrs(cpu);
2157 if (ret < 0) {
2158 return ret;
2159 }
2160 ret = kvm_get_mp_state(cpu);
2161 if (ret < 0) {
2162 return ret;
2163 }
2164 ret = kvm_get_apic(cpu);
2165 if (ret < 0) {
2166 return ret;
2167 }
2168 ret = kvm_get_vcpu_events(cpu);
2169 if (ret < 0) {
2170 return ret;
2171 }
2172 ret = kvm_get_debugregs(cpu);
2173 if (ret < 0) {
2174 return ret;
2175 }
2176 return 0;
2177 }
2178
2179 void kvm_arch_pre_run(CPUState *cpu, struct kvm_run *run)
2180 {
2181 X86CPU *x86_cpu = X86_CPU(cpu);
2182 CPUX86State *env = &x86_cpu->env;
2183 int ret;
2184
2185 /* Inject NMI */
2186 if (cpu->interrupt_request & CPU_INTERRUPT_NMI) {
2187 cpu->interrupt_request &= ~CPU_INTERRUPT_NMI;
2188 DPRINTF("injected NMI\n");
2189 ret = kvm_vcpu_ioctl(cpu, KVM_NMI);
2190 if (ret < 0) {
2191 fprintf(stderr, "KVM: injection failed, NMI lost (%s)\n",
2192 strerror(-ret));
2193 }
2194 }
2195
2196 /* Force the VCPU out of its inner loop to process any INIT requests
2197 * or (for userspace APIC, but it is cheap to combine the checks here)
2198 * pending TPR access reports.
2199 */
2200 if (cpu->interrupt_request & (CPU_INTERRUPT_INIT | CPU_INTERRUPT_TPR)) {
2201 cpu->exit_request = 1;
2202 }
2203
2204 if (!kvm_irqchip_in_kernel()) {
2205 /* Try to inject an interrupt if the guest can accept it */
2206 if (run->ready_for_interrupt_injection &&
2207 (cpu->interrupt_request & CPU_INTERRUPT_HARD) &&
2208 (env->eflags & IF_MASK)) {
2209 int irq;
2210
2211 cpu->interrupt_request &= ~CPU_INTERRUPT_HARD;
2212 irq = cpu_get_pic_interrupt(env);
2213 if (irq >= 0) {
2214 struct kvm_interrupt intr;
2215
2216 intr.irq = irq;
2217 DPRINTF("injected interrupt %d\n", irq);
2218 ret = kvm_vcpu_ioctl(cpu, KVM_INTERRUPT, &intr);
2219 if (ret < 0) {
2220 fprintf(stderr,
2221 "KVM: injection failed, interrupt lost (%s)\n",
2222 strerror(-ret));
2223 }
2224 }
2225 }
2226
2227 /* If we have an interrupt but the guest is not ready to receive an
2228 * interrupt, request an interrupt window exit. This will
2229 * cause a return to userspace as soon as the guest is ready to
2230 * receive interrupts. */
2231 if ((cpu->interrupt_request & CPU_INTERRUPT_HARD)) {
2232 run->request_interrupt_window = 1;
2233 } else {
2234 run->request_interrupt_window = 0;
2235 }
2236
2237 DPRINTF("setting tpr\n");
2238 run->cr8 = cpu_get_apic_tpr(x86_cpu->apic_state);
2239 }
2240 }
2241
2242 void kvm_arch_post_run(CPUState *cpu, struct kvm_run *run)
2243 {
2244 X86CPU *x86_cpu = X86_CPU(cpu);
2245 CPUX86State *env = &x86_cpu->env;
2246
2247 if (run->if_flag) {
2248 env->eflags |= IF_MASK;
2249 } else {
2250 env->eflags &= ~IF_MASK;
2251 }
2252 cpu_set_apic_tpr(x86_cpu->apic_state, run->cr8);
2253 cpu_set_apic_base(x86_cpu->apic_state, run->apic_base);
2254 }
2255
2256 int kvm_arch_process_async_events(CPUState *cs)
2257 {
2258 X86CPU *cpu = X86_CPU(cs);
2259 CPUX86State *env = &cpu->env;
2260
2261 if (cs->interrupt_request & CPU_INTERRUPT_MCE) {
2262 /* We must not raise CPU_INTERRUPT_MCE if it's not supported. */
2263 assert(env->mcg_cap);
2264
2265 cs->interrupt_request &= ~CPU_INTERRUPT_MCE;
2266
2267 kvm_cpu_synchronize_state(cs);
2268
2269 if (env->exception_injected == EXCP08_DBLE) {
2270 /* this means triple fault */
2271 qemu_system_reset_request();
2272 cs->exit_request = 1;
2273 return 0;
2274 }
2275 env->exception_injected = EXCP12_MCHK;
2276 env->has_error_code = 0;
2277
2278 cs->halted = 0;
2279 if (kvm_irqchip_in_kernel() && env->mp_state == KVM_MP_STATE_HALTED) {
2280 env->mp_state = KVM_MP_STATE_RUNNABLE;
2281 }
2282 }
2283
2284 if (cs->interrupt_request & CPU_INTERRUPT_INIT) {
2285 kvm_cpu_synchronize_state(cs);
2286 do_cpu_init(cpu);
2287 }
2288
2289 if (kvm_irqchip_in_kernel()) {
2290 return 0;
2291 }
2292
2293 if (cs->interrupt_request & CPU_INTERRUPT_POLL) {
2294 cs->interrupt_request &= ~CPU_INTERRUPT_POLL;
2295 apic_poll_irq(cpu->apic_state);
2296 }
2297 if (((cs->interrupt_request & CPU_INTERRUPT_HARD) &&
2298 (env->eflags & IF_MASK)) ||
2299 (cs->interrupt_request & CPU_INTERRUPT_NMI)) {
2300 cs->halted = 0;
2301 }
2302 if (cs->interrupt_request & CPU_INTERRUPT_SIPI) {
2303 kvm_cpu_synchronize_state(cs);
2304 do_cpu_sipi(cpu);
2305 }
2306 if (cs->interrupt_request & CPU_INTERRUPT_TPR) {
2307 cs->interrupt_request &= ~CPU_INTERRUPT_TPR;
2308 kvm_cpu_synchronize_state(cs);
2309 apic_handle_tpr_access_report(cpu->apic_state, env->eip,
2310 env->tpr_access_type);
2311 }
2312
2313 return cs->halted;
2314 }
2315
2316 static int kvm_handle_halt(X86CPU *cpu)
2317 {
2318 CPUState *cs = CPU(cpu);
2319 CPUX86State *env = &cpu->env;
2320
2321 if (!((cs->interrupt_request & CPU_INTERRUPT_HARD) &&
2322 (env->eflags & IF_MASK)) &&
2323 !(cs->interrupt_request & CPU_INTERRUPT_NMI)) {
2324 cs->halted = 1;
2325 return EXCP_HLT;
2326 }
2327
2328 return 0;
2329 }
2330
2331 static int kvm_handle_tpr_access(X86CPU *cpu)
2332 {
2333 CPUState *cs = CPU(cpu);
2334 struct kvm_run *run = cs->kvm_run;
2335
2336 apic_handle_tpr_access_report(cpu->apic_state, run->tpr_access.rip,
2337 run->tpr_access.is_write ? TPR_ACCESS_WRITE
2338 : TPR_ACCESS_READ);
2339 return 1;
2340 }
2341
2342 int kvm_arch_insert_sw_breakpoint(CPUState *cs, struct kvm_sw_breakpoint *bp)
2343 {
2344 static const uint8_t int3 = 0xcc;
2345
2346 if (cpu_memory_rw_debug(cs, bp->pc, (uint8_t *)&bp->saved_insn, 1, 0) ||
2347 cpu_memory_rw_debug(cs, bp->pc, (uint8_t *)&int3, 1, 1)) {
2348 return -EINVAL;
2349 }
2350 return 0;
2351 }
2352
2353 int kvm_arch_remove_sw_breakpoint(CPUState *cs, struct kvm_sw_breakpoint *bp)
2354 {
2355 uint8_t int3;
2356
2357 if (cpu_memory_rw_debug(cs, bp->pc, &int3, 1, 0) || int3 != 0xcc ||
2358 cpu_memory_rw_debug(cs, bp->pc, (uint8_t *)&bp->saved_insn, 1, 1)) {
2359 return -EINVAL;
2360 }
2361 return 0;
2362 }
2363
2364 static struct {
2365 target_ulong addr;
2366 int len;
2367 int type;
2368 } hw_breakpoint[4];
2369
2370 static int nb_hw_breakpoint;
2371
2372 static int find_hw_breakpoint(target_ulong addr, int len, int type)
2373 {
2374 int n;
2375
2376 for (n = 0; n < nb_hw_breakpoint; n++) {
2377 if (hw_breakpoint[n].addr == addr && hw_breakpoint[n].type == type &&
2378 (hw_breakpoint[n].len == len || len == -1)) {
2379 return n;
2380 }
2381 }
2382 return -1;
2383 }
2384
2385 int kvm_arch_insert_hw_breakpoint(target_ulong addr,
2386 target_ulong len, int type)
2387 {
2388 switch (type) {
2389 case GDB_BREAKPOINT_HW:
2390 len = 1;
2391 break;
2392 case GDB_WATCHPOINT_WRITE:
2393 case GDB_WATCHPOINT_ACCESS:
2394 switch (len) {
2395 case 1:
2396 break;
2397 case 2:
2398 case 4:
2399 case 8:
2400 if (addr & (len - 1)) {
2401 return -EINVAL;
2402 }
2403 break;
2404 default:
2405 return -EINVAL;
2406 }
2407 break;
2408 default:
2409 return -ENOSYS;
2410 }
2411
2412 if (nb_hw_breakpoint == 4) {
2413 return -ENOBUFS;
2414 }
2415 if (find_hw_breakpoint(addr, len, type) >= 0) {
2416 return -EEXIST;
2417 }
2418 hw_breakpoint[nb_hw_breakpoint].addr = addr;
2419 hw_breakpoint[nb_hw_breakpoint].len = len;
2420 hw_breakpoint[nb_hw_breakpoint].type = type;
2421 nb_hw_breakpoint++;
2422
2423 return 0;
2424 }
2425
2426 int kvm_arch_remove_hw_breakpoint(target_ulong addr,
2427 target_ulong len, int type)
2428 {
2429 int n;
2430
2431 n = find_hw_breakpoint(addr, (type == GDB_BREAKPOINT_HW) ? 1 : len, type);
2432 if (n < 0) {
2433 return -ENOENT;
2434 }
2435 nb_hw_breakpoint--;
2436 hw_breakpoint[n] = hw_breakpoint[nb_hw_breakpoint];
2437
2438 return 0;
2439 }
2440
2441 void kvm_arch_remove_all_hw_breakpoints(void)
2442 {
2443 nb_hw_breakpoint = 0;
2444 }
2445
2446 static CPUWatchpoint hw_watchpoint;
2447
2448 static int kvm_handle_debug(X86CPU *cpu,
2449 struct kvm_debug_exit_arch *arch_info)
2450 {
2451 CPUState *cs = CPU(cpu);
2452 CPUX86State *env = &cpu->env;
2453 int ret = 0;
2454 int n;
2455
2456 if (arch_info->exception == 1) {
2457 if (arch_info->dr6 & (1 << 14)) {
2458 if (cs->singlestep_enabled) {
2459 ret = EXCP_DEBUG;
2460 }
2461 } else {
2462 for (n = 0; n < 4; n++) {
2463 if (arch_info->dr6 & (1 << n)) {
2464 switch ((arch_info->dr7 >> (16 + n*4)) & 0x3) {
2465 case 0x0:
2466 ret = EXCP_DEBUG;
2467 break;
2468 case 0x1:
2469 ret = EXCP_DEBUG;
2470 cs->watchpoint_hit = &hw_watchpoint;
2471 hw_watchpoint.vaddr = hw_breakpoint[n].addr;
2472 hw_watchpoint.flags = BP_MEM_WRITE;
2473 break;
2474 case 0x3:
2475 ret = EXCP_DEBUG;
2476 cs->watchpoint_hit = &hw_watchpoint;
2477 hw_watchpoint.vaddr = hw_breakpoint[n].addr;
2478 hw_watchpoint.flags = BP_MEM_ACCESS;
2479 break;
2480 }
2481 }
2482 }
2483 }
2484 } else if (kvm_find_sw_breakpoint(cs, arch_info->pc)) {
2485 ret = EXCP_DEBUG;
2486 }
2487 if (ret == 0) {
2488 cpu_synchronize_state(cs);
2489 assert(env->exception_injected == -1);
2490
2491 /* pass to guest */
2492 env->exception_injected = arch_info->exception;
2493 env->has_error_code = 0;
2494 }
2495
2496 return ret;
2497 }
2498
2499 void kvm_arch_update_guest_debug(CPUState *cpu, struct kvm_guest_debug *dbg)
2500 {
2501 const uint8_t type_code[] = {
2502 [GDB_BREAKPOINT_HW] = 0x0,
2503 [GDB_WATCHPOINT_WRITE] = 0x1,
2504 [GDB_WATCHPOINT_ACCESS] = 0x3
2505 };
2506 const uint8_t len_code[] = {
2507 [1] = 0x0, [2] = 0x1, [4] = 0x3, [8] = 0x2
2508 };
2509 int n;
2510
2511 if (kvm_sw_breakpoints_active(cpu)) {
2512 dbg->control |= KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP;
2513 }
2514 if (nb_hw_breakpoint > 0) {
2515 dbg->control |= KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_HW_BP;
2516 dbg->arch.debugreg[7] = 0x0600;
2517 for (n = 0; n < nb_hw_breakpoint; n++) {
2518 dbg->arch.debugreg[n] = hw_breakpoint[n].addr;
2519 dbg->arch.debugreg[7] |= (2 << (n * 2)) |
2520 (type_code[hw_breakpoint[n].type] << (16 + n*4)) |
2521 ((uint32_t)len_code[hw_breakpoint[n].len] << (18 + n*4));
2522 }
2523 }
2524 }
2525
2526 static bool host_supports_vmx(void)
2527 {
2528 uint32_t ecx, unused;
2529
2530 host_cpuid(1, 0, &unused, &unused, &ecx, &unused);
2531 return ecx & CPUID_EXT_VMX;
2532 }
2533
2534 #define VMX_INVALID_GUEST_STATE 0x80000021
2535
2536 int kvm_arch_handle_exit(CPUState *cs, struct kvm_run *run)
2537 {
2538 X86CPU *cpu = X86_CPU(cs);
2539 uint64_t code;
2540 int ret;
2541
2542 switch (run->exit_reason) {
2543 case KVM_EXIT_HLT:
2544 DPRINTF("handle_hlt\n");
2545 ret = kvm_handle_halt(cpu);
2546 break;
2547 case KVM_EXIT_SET_TPR:
2548 ret = 0;
2549 break;
2550 case KVM_EXIT_TPR_ACCESS:
2551 ret = kvm_handle_tpr_access(cpu);
2552 break;
2553 case KVM_EXIT_FAIL_ENTRY:
2554 code = run->fail_entry.hardware_entry_failure_reason;
2555 fprintf(stderr, "KVM: entry failed, hardware error 0x%" PRIx64 "\n",
2556 code);
2557 if (host_supports_vmx() && code == VMX_INVALID_GUEST_STATE) {
2558 fprintf(stderr,
2559 "\nIf you're running a guest on an Intel machine without "
2560 "unrestricted mode\n"
2561 "support, the failure can be most likely due to the guest "
2562 "entering an invalid\n"
2563 "state for Intel VT. For example, the guest maybe running "
2564 "in big real mode\n"
2565 "which is not supported on less recent Intel processors."
2566 "\n\n");
2567 }
2568 ret = -1;
2569 break;
2570 case KVM_EXIT_EXCEPTION:
2571 fprintf(stderr, "KVM: exception %d exit (error code 0x%x)\n",
2572 run->ex.exception, run->ex.error_code);
2573 ret = -1;
2574 break;
2575 case KVM_EXIT_DEBUG:
2576 DPRINTF("kvm_exit_debug\n");
2577 ret = kvm_handle_debug(cpu, &run->debug.arch);
2578 break;
2579 default:
2580 fprintf(stderr, "KVM: unknown exit reason %d\n", run->exit_reason);
2581 ret = -1;
2582 break;
2583 }
2584
2585 return ret;
2586 }
2587
2588 bool kvm_arch_stop_on_emulation_error(CPUState *cs)
2589 {
2590 X86CPU *cpu = X86_CPU(cs);
2591 CPUX86State *env = &cpu->env;
2592
2593 kvm_cpu_synchronize_state(cs);
2594 return !(env->cr[0] & CR0_PE_MASK) ||
2595 ((env->segs[R_CS].selector & 3) != 3);
2596 }
2597
2598 void kvm_arch_init_irq_routing(KVMState *s)
2599 {
2600 if (!kvm_check_extension(s, KVM_CAP_IRQ_ROUTING)) {
2601 /* If kernel can't do irq routing, interrupt source
2602 * override 0->2 cannot be set up as required by HPET.
2603 * So we have to disable it.
2604 */
2605 no_hpet = 1;
2606 }
2607 /* We know at this point that we're using the in-kernel
2608 * irqchip, so we can use irqfds, and on x86 we know
2609 * we can use msi via irqfd and GSI routing.
2610 */
2611 kvm_msi_via_irqfd_allowed = true;
2612 kvm_gsi_routing_allowed = true;
2613 }
2614
2615 /* Classic KVM device assignment interface. Will remain x86 only. */
2616 int kvm_device_pci_assign(KVMState *s, PCIHostDeviceAddress *dev_addr,
2617 uint32_t flags, uint32_t *dev_id)
2618 {
2619 struct kvm_assigned_pci_dev dev_data = {
2620 .segnr = dev_addr->domain,
2621 .busnr = dev_addr->bus,
2622 .devfn = PCI_DEVFN(dev_addr->slot, dev_addr->function),
2623 .flags = flags,
2624 };
2625 int ret;
2626
2627 dev_data.assigned_dev_id =
2628 (dev_addr->domain << 16) | (dev_addr->bus << 8) | dev_data.devfn;
2629
2630 ret = kvm_vm_ioctl(s, KVM_ASSIGN_PCI_DEVICE, &dev_data);
2631 if (ret < 0) {
2632 return ret;
2633 }
2634
2635 *dev_id = dev_data.assigned_dev_id;
2636
2637 return 0;
2638 }
2639
2640 int kvm_device_pci_deassign(KVMState *s, uint32_t dev_id)
2641 {
2642 struct kvm_assigned_pci_dev dev_data = {
2643 .assigned_dev_id = dev_id,
2644 };
2645
2646 return kvm_vm_ioctl(s, KVM_DEASSIGN_PCI_DEVICE, &dev_data);
2647 }
2648
2649 static int kvm_assign_irq_internal(KVMState *s, uint32_t dev_id,
2650 uint32_t irq_type, uint32_t guest_irq)
2651 {
2652 struct kvm_assigned_irq assigned_irq = {
2653 .assigned_dev_id = dev_id,
2654 .guest_irq = guest_irq,
2655 .flags = irq_type,
2656 };
2657
2658 if (kvm_check_extension(s, KVM_CAP_ASSIGN_DEV_IRQ)) {
2659 return kvm_vm_ioctl(s, KVM_ASSIGN_DEV_IRQ, &assigned_irq);
2660 } else {
2661 return kvm_vm_ioctl(s, KVM_ASSIGN_IRQ, &assigned_irq);
2662 }
2663 }
2664
2665 int kvm_device_intx_assign(KVMState *s, uint32_t dev_id, bool use_host_msi,
2666 uint32_t guest_irq)
2667 {
2668 uint32_t irq_type = KVM_DEV_IRQ_GUEST_INTX |
2669 (use_host_msi ? KVM_DEV_IRQ_HOST_MSI : KVM_DEV_IRQ_HOST_INTX);
2670
2671 return kvm_assign_irq_internal(s, dev_id, irq_type, guest_irq);
2672 }
2673
2674 int kvm_device_intx_set_mask(KVMState *s, uint32_t dev_id, bool masked)
2675 {
2676 struct kvm_assigned_pci_dev dev_data = {
2677 .assigned_dev_id = dev_id,
2678 .flags = masked ? KVM_DEV_ASSIGN_MASK_INTX : 0,
2679 };
2680
2681 return kvm_vm_ioctl(s, KVM_ASSIGN_SET_INTX_MASK, &dev_data);
2682 }
2683
2684 static int kvm_deassign_irq_internal(KVMState *s, uint32_t dev_id,
2685 uint32_t type)
2686 {
2687 struct kvm_assigned_irq assigned_irq = {
2688 .assigned_dev_id = dev_id,
2689 .flags = type,
2690 };
2691
2692 return kvm_vm_ioctl(s, KVM_DEASSIGN_DEV_IRQ, &assigned_irq);
2693 }
2694
2695 int kvm_device_intx_deassign(KVMState *s, uint32_t dev_id, bool use_host_msi)
2696 {
2697 return kvm_deassign_irq_internal(s, dev_id, KVM_DEV_IRQ_GUEST_INTX |
2698 (use_host_msi ? KVM_DEV_IRQ_HOST_MSI : KVM_DEV_IRQ_HOST_INTX));
2699 }
2700
2701 int kvm_device_msi_assign(KVMState *s, uint32_t dev_id, int virq)
2702 {
2703 return kvm_assign_irq_internal(s, dev_id, KVM_DEV_IRQ_HOST_MSI |
2704 KVM_DEV_IRQ_GUEST_MSI, virq);
2705 }
2706
2707 int kvm_device_msi_deassign(KVMState *s, uint32_t dev_id)
2708 {
2709 return kvm_deassign_irq_internal(s, dev_id, KVM_DEV_IRQ_GUEST_MSI |
2710 KVM_DEV_IRQ_HOST_MSI);
2711 }
2712
2713 bool kvm_device_msix_supported(KVMState *s)
2714 {
2715 /* The kernel lacks a corresponding KVM_CAP, so we probe by calling
2716 * KVM_ASSIGN_SET_MSIX_NR with an invalid parameter. */
2717 return kvm_vm_ioctl(s, KVM_ASSIGN_SET_MSIX_NR, NULL) == -EFAULT;
2718 }
2719
2720 int kvm_device_msix_init_vectors(KVMState *s, uint32_t dev_id,
2721 uint32_t nr_vectors)
2722 {
2723 struct kvm_assigned_msix_nr msix_nr = {
2724 .assigned_dev_id = dev_id,
2725 .entry_nr = nr_vectors,
2726 };
2727
2728 return kvm_vm_ioctl(s, KVM_ASSIGN_SET_MSIX_NR, &msix_nr);
2729 }
2730
2731 int kvm_device_msix_set_vector(KVMState *s, uint32_t dev_id, uint32_t vector,
2732 int virq)
2733 {
2734 struct kvm_assigned_msix_entry msix_entry = {
2735 .assigned_dev_id = dev_id,
2736 .gsi = virq,
2737 .entry = vector,
2738 };
2739
2740 return kvm_vm_ioctl(s, KVM_ASSIGN_SET_MSIX_ENTRY, &msix_entry);
2741 }
2742
2743 int kvm_device_msix_assign(KVMState *s, uint32_t dev_id)
2744 {
2745 return kvm_assign_irq_internal(s, dev_id, KVM_DEV_IRQ_HOST_MSIX |
2746 KVM_DEV_IRQ_GUEST_MSIX, 0);
2747 }
2748
2749 int kvm_device_msix_deassign(KVMState *s, uint32_t dev_id)
2750 {
2751 return kvm_deassign_irq_internal(s, dev_id, KVM_DEV_IRQ_GUEST_MSIX |
2752 KVM_DEV_IRQ_HOST_MSIX);
2753 }
2754
2755 int kvm_arch_fixup_msi_route(struct kvm_irq_routing_entry *route,
2756 uint64_t address, uint32_t data)
2757 {
2758 return 0;
2759 }
AR7 emulation for QEMU