MAINTAINERS: Add myself as streams maintainer
[qemu/ar7.git] / include / hw / irq.h
blob24ba0ece116642a3c01f1d238ebeb9baf69e77ef
1 #ifndef QEMU_IRQ_H
2 #define QEMU_IRQ_H
4 /* Generic IRQ/GPIO pin infrastructure. */
6 #define TYPE_IRQ "irq"
8 void qemu_set_irq(qemu_irq irq, int level);
10 static inline void qemu_irq_raise(qemu_irq irq)
12 qemu_set_irq(irq, 1);
15 static inline void qemu_irq_lower(qemu_irq irq)
17 qemu_set_irq(irq, 0);
20 static inline void qemu_irq_pulse(qemu_irq irq)
22 qemu_set_irq(irq, 1);
23 qemu_set_irq(irq, 0);
26 /* Returns an array of N IRQs. Each IRQ is assigned the argument handler and
27 * opaque data.
29 qemu_irq *qemu_allocate_irqs(qemu_irq_handler handler, void *opaque, int n);
32 * Allocates a single IRQ. The irq is assigned with a handler, an opaque
33 * data and the interrupt number.
35 qemu_irq qemu_allocate_irq(qemu_irq_handler handler, void *opaque, int n);
37 /* Extends an Array of IRQs. Old IRQs have their handlers and opaque data
38 * preserved. New IRQs are assigned the argument handler and opaque data.
40 qemu_irq *qemu_extend_irqs(qemu_irq *old, int n_old, qemu_irq_handler handler,
41 void *opaque, int n);
43 void qemu_free_irqs(qemu_irq *s, int n);
44 void qemu_free_irq(qemu_irq irq);
46 /* Returns a new IRQ with opposite polarity. */
47 qemu_irq qemu_irq_invert(qemu_irq irq);
49 /* Returns a new IRQ which feeds into both the passed IRQs.
50 * It's probably better to use the TYPE_SPLIT_IRQ device instead.
52 qemu_irq qemu_irq_split(qemu_irq irq1, qemu_irq irq2);
54 /* For internal use in qtest. Similar to qemu_irq_split, but operating
55 on an existing vector of qemu_irq. */
56 void qemu_irq_intercept_in(qemu_irq *gpio_in, qemu_irq_handler handler, int n);
58 #endif