?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
hw/ppc: Drop useless CONFIG_KVM ifdefery
[qemu/ar7.git] / hw / mips / gt64xxx_pci.c
blob2fa313f49883d4007ba94e0f199ab713b63462e6
1 /*
2 * QEMU GT64120 PCI host
3 *
4 * Copyright (c) 2006,2007 Aurelien Jarno
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
24
25 #include "qemu/osdep.h"
26 #include "qemu/units.h"
27 #include "qemu/log.h"
28 #include "hw/hw.h"
29 #include "hw/mips/mips.h"
30 #include "hw/pci/pci.h"
31 #include "hw/pci/pci_host.h"
32 #include "hw/i386/pc.h"
33 #include "exec/address-spaces.h"
34 #include "trace.h"
35
36 #define GT_REGS (0x1000 >> 2)
37
38 /* CPU Configuration */
39 #define GT_CPU (0x000 >> 2)
40 #define GT_MULTI (0x120 >> 2)
41
42 /* CPU Address Decode */
43 #define GT_SCS10LD (0x008 >> 2)
44 #define GT_SCS10HD (0x010 >> 2)
45 #define GT_SCS32LD (0x018 >> 2)
46 #define GT_SCS32HD (0x020 >> 2)
47 #define GT_CS20LD (0x028 >> 2)
48 #define GT_CS20HD (0x030 >> 2)
49 #define GT_CS3BOOTLD (0x038 >> 2)
50 #define GT_CS3BOOTHD (0x040 >> 2)
51 #define GT_PCI0IOLD (0x048 >> 2)
52 #define GT_PCI0IOHD (0x050 >> 2)
53 #define GT_PCI0M0LD (0x058 >> 2)
54 #define GT_PCI0M0HD (0x060 >> 2)
55 #define GT_PCI0M1LD (0x080 >> 2)
56 #define GT_PCI0M1HD (0x088 >> 2)
57 #define GT_PCI1IOLD (0x090 >> 2)
58 #define GT_PCI1IOHD (0x098 >> 2)
59 #define GT_PCI1M0LD (0x0a0 >> 2)
60 #define GT_PCI1M0HD (0x0a8 >> 2)
61 #define GT_PCI1M1LD (0x0b0 >> 2)
62 #define GT_PCI1M1HD (0x0b8 >> 2)
63 #define GT_ISD (0x068 >> 2)
64
65 #define GT_SCS10AR (0x0d0 >> 2)
66 #define GT_SCS32AR (0x0d8 >> 2)
67 #define GT_CS20R (0x0e0 >> 2)
68 #define GT_CS3BOOTR (0x0e8 >> 2)
69
70 #define GT_PCI0IOREMAP (0x0f0 >> 2)
71 #define GT_PCI0M0REMAP (0x0f8 >> 2)
72 #define GT_PCI0M1REMAP (0x100 >> 2)
73 #define GT_PCI1IOREMAP (0x108 >> 2)
74 #define GT_PCI1M0REMAP (0x110 >> 2)
75 #define GT_PCI1M1REMAP (0x118 >> 2)
76
77 /* CPU Error Report */
78 #define GT_CPUERR_ADDRLO (0x070 >> 2)
79 #define GT_CPUERR_ADDRHI (0x078 >> 2)
80 #define GT_CPUERR_DATALO (0x128 >> 2) /* GT-64120A only */
81 #define GT_CPUERR_DATAHI (0x130 >> 2) /* GT-64120A only */
82 #define GT_CPUERR_PARITY (0x138 >> 2) /* GT-64120A only */
83
84 /* CPU Sync Barrier */
85 #define GT_PCI0SYNC (0x0c0 >> 2)
86 #define GT_PCI1SYNC (0x0c8 >> 2)
87
88 /* SDRAM and Device Address Decode */
89 #define GT_SCS0LD (0x400 >> 2)
90 #define GT_SCS0HD (0x404 >> 2)
91 #define GT_SCS1LD (0x408 >> 2)
92 #define GT_SCS1HD (0x40c >> 2)
93 #define GT_SCS2LD (0x410 >> 2)
94 #define GT_SCS2HD (0x414 >> 2)
95 #define GT_SCS3LD (0x418 >> 2)
96 #define GT_SCS3HD (0x41c >> 2)
97 #define GT_CS0LD (0x420 >> 2)
98 #define GT_CS0HD (0x424 >> 2)
99 #define GT_CS1LD (0x428 >> 2)
100 #define GT_CS1HD (0x42c >> 2)
101 #define GT_CS2LD (0x430 >> 2)
102 #define GT_CS2HD (0x434 >> 2)
103 #define GT_CS3LD (0x438 >> 2)
104 #define GT_CS3HD (0x43c >> 2)
105 #define GT_BOOTLD (0x440 >> 2)
106 #define GT_BOOTHD (0x444 >> 2)
107 #define GT_ADERR (0x470 >> 2)
108
109 /* SDRAM Configuration */
110 #define GT_SDRAM_CFG (0x448 >> 2)
111 #define GT_SDRAM_OPMODE (0x474 >> 2)
112 #define GT_SDRAM_BM (0x478 >> 2)
113 #define GT_SDRAM_ADDRDECODE (0x47c >> 2)
114
115 /* SDRAM Parameters */
116 #define GT_SDRAM_B0 (0x44c >> 2)
117 #define GT_SDRAM_B1 (0x450 >> 2)
118 #define GT_SDRAM_B2 (0x454 >> 2)
119 #define GT_SDRAM_B3 (0x458 >> 2)
120
121 /* Device Parameters */
122 #define GT_DEV_B0 (0x45c >> 2)
123 #define GT_DEV_B1 (0x460 >> 2)
124 #define GT_DEV_B2 (0x464 >> 2)
125 #define GT_DEV_B3 (0x468 >> 2)
126 #define GT_DEV_BOOT (0x46c >> 2)
127
128 /* ECC */
129 #define GT_ECC_ERRDATALO (0x480 >> 2) /* GT-64120A only */
130 #define GT_ECC_ERRDATAHI (0x484 >> 2) /* GT-64120A only */
131 #define GT_ECC_MEM (0x488 >> 2) /* GT-64120A only */
132 #define GT_ECC_CALC (0x48c >> 2) /* GT-64120A only */
133 #define GT_ECC_ERRADDR (0x490 >> 2) /* GT-64120A only */
134
135 /* DMA Record */
136 #define GT_DMA0_CNT (0x800 >> 2)
137 #define GT_DMA1_CNT (0x804 >> 2)
138 #define GT_DMA2_CNT (0x808 >> 2)
139 #define GT_DMA3_CNT (0x80c >> 2)
140 #define GT_DMA0_SA (0x810 >> 2)
141 #define GT_DMA1_SA (0x814 >> 2)
142 #define GT_DMA2_SA (0x818 >> 2)
143 #define GT_DMA3_SA (0x81c >> 2)
144 #define GT_DMA0_DA (0x820 >> 2)
145 #define GT_DMA1_DA (0x824 >> 2)
146 #define GT_DMA2_DA (0x828 >> 2)
147 #define GT_DMA3_DA (0x82c >> 2)
148 #define GT_DMA0_NEXT (0x830 >> 2)
149 #define GT_DMA1_NEXT (0x834 >> 2)
150 #define GT_DMA2_NEXT (0x838 >> 2)
151 #define GT_DMA3_NEXT (0x83c >> 2)
152 #define GT_DMA0_CUR (0x870 >> 2)
153 #define GT_DMA1_CUR (0x874 >> 2)
154 #define GT_DMA2_CUR (0x878 >> 2)
155 #define GT_DMA3_CUR (0x87c >> 2)
156
157 /* DMA Channel Control */
158 #define GT_DMA0_CTRL (0x840 >> 2)
159 #define GT_DMA1_CTRL (0x844 >> 2)
160 #define GT_DMA2_CTRL (0x848 >> 2)
161 #define GT_DMA3_CTRL (0x84c >> 2)
162
163 /* DMA Arbiter */
164 #define GT_DMA_ARB (0x860 >> 2)
165
166 /* Timer/Counter */
167 #define GT_TC0 (0x850 >> 2)
168 #define GT_TC1 (0x854 >> 2)
169 #define GT_TC2 (0x858 >> 2)
170 #define GT_TC3 (0x85c >> 2)
171 #define GT_TC_CONTROL (0x864 >> 2)
172
173 /* PCI Internal */
174 #define GT_PCI0_CMD (0xc00 >> 2)
175 #define GT_PCI0_TOR (0xc04 >> 2)
176 #define GT_PCI0_BS_SCS10 (0xc08 >> 2)
177 #define GT_PCI0_BS_SCS32 (0xc0c >> 2)
178 #define GT_PCI0_BS_CS20 (0xc10 >> 2)
179 #define GT_PCI0_BS_CS3BT (0xc14 >> 2)
180 #define GT_PCI1_IACK (0xc30 >> 2)
181 #define GT_PCI0_IACK (0xc34 >> 2)
182 #define GT_PCI0_BARE (0xc3c >> 2)
183 #define GT_PCI0_PREFMBR (0xc40 >> 2)
184 #define GT_PCI0_SCS10_BAR (0xc48 >> 2)
185 #define GT_PCI0_SCS32_BAR (0xc4c >> 2)
186 #define GT_PCI0_CS20_BAR (0xc50 >> 2)
187 #define GT_PCI0_CS3BT_BAR (0xc54 >> 2)
188 #define GT_PCI0_SSCS10_BAR (0xc58 >> 2)
189 #define GT_PCI0_SSCS32_BAR (0xc5c >> 2)
190 #define GT_PCI0_SCS3BT_BAR (0xc64 >> 2)
191 #define GT_PCI1_CMD (0xc80 >> 2)
192 #define GT_PCI1_TOR (0xc84 >> 2)
193 #define GT_PCI1_BS_SCS10 (0xc88 >> 2)
194 #define GT_PCI1_BS_SCS32 (0xc8c >> 2)
195 #define GT_PCI1_BS_CS20 (0xc90 >> 2)
196 #define GT_PCI1_BS_CS3BT (0xc94 >> 2)
197 #define GT_PCI1_BARE (0xcbc >> 2)
198 #define GT_PCI1_PREFMBR (0xcc0 >> 2)
199 #define GT_PCI1_SCS10_BAR (0xcc8 >> 2)
200 #define GT_PCI1_SCS32_BAR (0xccc >> 2)
201 #define GT_PCI1_CS20_BAR (0xcd0 >> 2)
202 #define GT_PCI1_CS3BT_BAR (0xcd4 >> 2)
203 #define GT_PCI1_SSCS10_BAR (0xcd8 >> 2)
204 #define GT_PCI1_SSCS32_BAR (0xcdc >> 2)
205 #define GT_PCI1_SCS3BT_BAR (0xce4 >> 2)
206 #define GT_PCI1_CFGADDR (0xcf0 >> 2)
207 #define GT_PCI1_CFGDATA (0xcf4 >> 2)
208 #define GT_PCI0_CFGADDR (0xcf8 >> 2)
209 #define GT_PCI0_CFGDATA (0xcfc >> 2)
210
211 /* Interrupts */
212 #define GT_INTRCAUSE (0xc18 >> 2)
213 #define GT_INTRMASK (0xc1c >> 2)
214 #define GT_PCI0_ICMASK (0xc24 >> 2)
215 #define GT_PCI0_SERR0MASK (0xc28 >> 2)
216 #define GT_CPU_INTSEL (0xc70 >> 2)
217 #define GT_PCI0_INTSEL (0xc74 >> 2)
218 #define GT_HINTRCAUSE (0xc98 >> 2)
219 #define GT_HINTRMASK (0xc9c >> 2)
220 #define GT_PCI0_HICMASK (0xca4 >> 2)
221 #define GT_PCI1_SERR1MASK (0xca8 >> 2)
222
223 #define PCI_MAPPING_ENTRY(regname) \
224 hwaddr regname ##_start; \
225 hwaddr regname ##_length; \
226 MemoryRegion regname ##_mem
227
228 #define TYPE_GT64120_PCI_HOST_BRIDGE "gt64120"
229
230 #define GT64120_PCI_HOST_BRIDGE(obj) \
231 OBJECT_CHECK(GT64120State, (obj), TYPE_GT64120_PCI_HOST_BRIDGE)
232
233 typedef struct GT64120State {
234 PCIHostState parent_obj;
235
236 uint32_t regs[GT_REGS];
237 PCI_MAPPING_ENTRY(PCI0IO);
238 PCI_MAPPING_ENTRY(PCI0M0);
239 PCI_MAPPING_ENTRY(PCI0M1);
240 PCI_MAPPING_ENTRY(ISD);
241 MemoryRegion pci0_mem;
242 AddressSpace pci0_mem_as;
243 } GT64120State;
244
245 /* Adjust range to avoid touching space which isn't mappable via PCI */
246 /*
247 * XXX: Hardcoded values for Malta: 0x1e000000 - 0x1f100000
248 * 0x1fc00000 - 0x1fd00000
249 */
250 static void check_reserved_space(hwaddr *start, hwaddr *length)
251 {
252 hwaddr begin = *start;
253 hwaddr end = *start + *length;
254
255 if (end >= 0x1e000000LL && end < 0x1f100000LL) {
256 end = 0x1e000000LL;
257 }
258 if (begin >= 0x1e000000LL && begin < 0x1f100000LL) {
259 begin = 0x1f100000LL;
260 }
261 if (end >= 0x1fc00000LL && end < 0x1fd00000LL) {
262 end = 0x1fc00000LL;
263 }
264 if (begin >= 0x1fc00000LL && begin < 0x1fd00000LL) {
265 begin = 0x1fd00000LL;
266 }
267 /* XXX: This is broken when a reserved range splits the requested range */
268 if (end >= 0x1f100000LL && begin < 0x1e000000LL) {
269 end = 0x1e000000LL;
270 }
271 if (end >= 0x1fd00000LL && begin < 0x1fc00000LL) {
272 end = 0x1fc00000LL;
273 }
274
275 *start = begin;
276 *length = end - begin;
277 }
278
279 static void gt64120_isd_mapping(GT64120State *s)
280 {
281 /* Bits 14:0 of ISD map to bits 35:21 of the start address. */
282 hwaddr start = ((hwaddr)s->regs[GT_ISD] << 21) & 0xFFFE00000ull;
283 hwaddr length = 0x1000;
284
285 if (s->ISD_length) {
286 memory_region_del_subregion(get_system_memory(), &s->ISD_mem);
287 }
288 check_reserved_space(&start, &length);
289 length = 0x1000;
290 /* Map new address */
291 trace_gt64120_isd_remap(s->ISD_length, s->ISD_start, length, start);
292 s->ISD_start = start;
293 s->ISD_length = length;
294 memory_region_add_subregion(get_system_memory(), s->ISD_start, &s->ISD_mem);
295 }
296
297 static void gt64120_pci_mapping(GT64120State *s)
298 {
299 /* Update PCI0IO mapping */
300 if ((s->regs[GT_PCI0IOLD] & 0x7f) <= s->regs[GT_PCI0IOHD]) {
301 /* Unmap old IO address */
302 if (s->PCI0IO_length) {
303 memory_region_del_subregion(get_system_memory(), &s->PCI0IO_mem);
304 object_unparent(OBJECT(&s->PCI0IO_mem));
305 }
306 /* Map new IO address */
307 s->PCI0IO_start = s->regs[GT_PCI0IOLD] << 21;
308 s->PCI0IO_length = ((s->regs[GT_PCI0IOHD] + 1) -
309 (s->regs[GT_PCI0IOLD] & 0x7f)) << 21;
310 if (s->PCI0IO_length) {
311 memory_region_init_alias(&s->PCI0IO_mem, OBJECT(s), "pci0-io",
312 get_system_io(), 0, s->PCI0IO_length);
313 memory_region_add_subregion(get_system_memory(), s->PCI0IO_start,
314 &s->PCI0IO_mem);
315 }
316 }
317
318 /* Update PCI0M0 mapping */
319 if ((s->regs[GT_PCI0M0LD] & 0x7f) <= s->regs[GT_PCI0M0HD]) {
320 /* Unmap old MEM address */
321 if (s->PCI0M0_length) {
322 memory_region_del_subregion(get_system_memory(), &s->PCI0M0_mem);
323 object_unparent(OBJECT(&s->PCI0M0_mem));
324 }
325 /* Map new mem address */
326 s->PCI0M0_start = s->regs[GT_PCI0M0LD] << 21;
327 s->PCI0M0_length = ((s->regs[GT_PCI0M0HD] + 1) -
328 (s->regs[GT_PCI0M0LD] & 0x7f)) << 21;
329 if (s->PCI0M0_length) {
330 memory_region_init_alias(&s->PCI0M0_mem, OBJECT(s), "pci0-mem0",
331 &s->pci0_mem, s->PCI0M0_start,
332 s->PCI0M0_length);
333 memory_region_add_subregion(get_system_memory(), s->PCI0M0_start,
334 &s->PCI0M0_mem);
335 }
336 }
337
338 /* Update PCI0M1 mapping */
339 if ((s->regs[GT_PCI0M1LD] & 0x7f) <= s->regs[GT_PCI0M1HD]) {
340 /* Unmap old MEM address */
341 if (s->PCI0M1_length) {
342 memory_region_del_subregion(get_system_memory(), &s->PCI0M1_mem);
343 object_unparent(OBJECT(&s->PCI0M1_mem));
344 }
345 /* Map new mem address */
346 s->PCI0M1_start = s->regs[GT_PCI0M1LD] << 21;
347 s->PCI0M1_length = ((s->regs[GT_PCI0M1HD] + 1) -
348 (s->regs[GT_PCI0M1LD] & 0x7f)) << 21;
349 if (s->PCI0M1_length) {
350 memory_region_init_alias(&s->PCI0M1_mem, OBJECT(s), "pci0-mem1",
351 &s->pci0_mem, s->PCI0M1_start,
352 s->PCI0M1_length);
353 memory_region_add_subregion(get_system_memory(), s->PCI0M1_start,
354 &s->PCI0M1_mem);
355 }
356 }
357 }
358
359 static int gt64120_post_load(void *opaque, int version_id)
360 {
361 GT64120State *s = opaque;
362
363 gt64120_isd_mapping(s);
364 gt64120_pci_mapping(s);
365
366 return 0;
367 }
368
369 static const VMStateDescription vmstate_gt64120 = {
370 .name = "gt64120",
371 .version_id = 1,
372 .minimum_version_id = 1,
373 .post_load = gt64120_post_load,
374 .fields = (VMStateField[]) {
375 VMSTATE_UINT32_ARRAY(regs, GT64120State, GT_REGS),
376 VMSTATE_END_OF_LIST()
377 }
378 };
379
380 static void gt64120_writel(void *opaque, hwaddr addr,
381 uint64_t val, unsigned size)
382 {
383 GT64120State *s = opaque;
384 PCIHostState *phb = PCI_HOST_BRIDGE(s);
385 uint32_t saddr;
386
387 if (!(s->regs[GT_CPU] & 0x00001000)) {
388 val = bswap32(val);
389 }
390
391 saddr = (addr & 0xfff) >> 2;
392 switch (saddr) {
393
394 /* CPU Configuration */
395 case GT_CPU:
396 s->regs[GT_CPU] = val;
397 break;
398 case GT_MULTI:
399 /* Read-only register as only one GT64xxx is present on the CPU bus */
400 break;
401
402 /* CPU Address Decode */
403 case GT_PCI0IOLD:
404 s->regs[GT_PCI0IOLD] = val & 0x00007fff;
405 s->regs[GT_PCI0IOREMAP] = val & 0x000007ff;
406 gt64120_pci_mapping(s);
407 break;
408 case GT_PCI0M0LD:
409 s->regs[GT_PCI0M0LD] = val & 0x00007fff;
410 s->regs[GT_PCI0M0REMAP] = val & 0x000007ff;
411 gt64120_pci_mapping(s);
412 break;
413 case GT_PCI0M1LD:
414 s->regs[GT_PCI0M1LD] = val & 0x00007fff;
415 s->regs[GT_PCI0M1REMAP] = val & 0x000007ff;
416 gt64120_pci_mapping(s);
417 break;
418 case GT_PCI1IOLD:
419 s->regs[GT_PCI1IOLD] = val & 0x00007fff;
420 s->regs[GT_PCI1IOREMAP] = val & 0x000007ff;
421 break;
422 case GT_PCI1M0LD:
423 s->regs[GT_PCI1M0LD] = val & 0x00007fff;
424 s->regs[GT_PCI1M0REMAP] = val & 0x000007ff;
425 break;
426 case GT_PCI1M1LD:
427 s->regs[GT_PCI1M1LD] = val & 0x00007fff;
428 s->regs[GT_PCI1M1REMAP] = val & 0x000007ff;
429 break;
430 case GT_PCI0M0HD:
431 case GT_PCI0M1HD:
432 case GT_PCI0IOHD:
433 s->regs[saddr] = val & 0x0000007f;
434 gt64120_pci_mapping(s);
435 break;
436 case GT_PCI1IOHD:
437 case GT_PCI1M0HD:
438 case GT_PCI1M1HD:
439 s->regs[saddr] = val & 0x0000007f;
440 break;
441 case GT_ISD:
442 s->regs[saddr] = val & 0x00007fff;
443 gt64120_isd_mapping(s);
444 break;
445
446 case GT_PCI0IOREMAP:
447 case GT_PCI0M0REMAP:
448 case GT_PCI0M1REMAP:
449 case GT_PCI1IOREMAP:
450 case GT_PCI1M0REMAP:
451 case GT_PCI1M1REMAP:
452 s->regs[saddr] = val & 0x000007ff;
453 break;
454
455 /* CPU Error Report */
456 case GT_CPUERR_ADDRLO:
457 case GT_CPUERR_ADDRHI:
458 case GT_CPUERR_DATALO:
459 case GT_CPUERR_DATAHI:
460 case GT_CPUERR_PARITY:
461 /* Read-only registers, do nothing */
462 qemu_log_mask(LOG_GUEST_ERROR,
463 "gt64120: Read-only register write "
464 "reg:0x03%x size:%u value:0x%0*" PRIx64 "\n",
465 saddr << 2, size, size << 1, val);
466 break;
467
468 /* CPU Sync Barrier */
469 case GT_PCI0SYNC:
470 case GT_PCI1SYNC:
471 /* Read-only registers, do nothing */
472 qemu_log_mask(LOG_GUEST_ERROR,
473 "gt64120: Read-only register write "
474 "reg:0x03%x size:%u value:0x%0*" PRIx64 "\n",
475 saddr << 2, size, size << 1, val);
476 break;
477
478 /* SDRAM and Device Address Decode */
479 case GT_SCS0LD:
480 case GT_SCS0HD:
481 case GT_SCS1LD:
482 case GT_SCS1HD:
483 case GT_SCS2LD:
484 case GT_SCS2HD:
485 case GT_SCS3LD:
486 case GT_SCS3HD:
487 case GT_CS0LD:
488 case GT_CS0HD:
489 case GT_CS1LD:
490 case GT_CS1HD:
491 case GT_CS2LD:
492 case GT_CS2HD:
493 case GT_CS3LD:
494 case GT_CS3HD:
495 case GT_BOOTLD:
496 case GT_BOOTHD:
497 case GT_ADERR:
498 /* SDRAM Configuration */
499 case GT_SDRAM_CFG:
500 case GT_SDRAM_OPMODE:
501 case GT_SDRAM_BM:
502 case GT_SDRAM_ADDRDECODE:
503 /* Accept and ignore SDRAM interleave configuration */
504 s->regs[saddr] = val;
505 break;
506
507 /* Device Parameters */
508 case GT_DEV_B0:
509 case GT_DEV_B1:
510 case GT_DEV_B2:
511 case GT_DEV_B3:
512 case GT_DEV_BOOT:
513 /* Not implemented */
514 qemu_log_mask(LOG_UNIMP,
515 "gt64120: Unimplemented device register write "
516 "reg:0x03%x size:%u value:0x%0*" PRIx64 "\n",
517 saddr << 2, size, size << 1, val);
518 break;
519
520 /* ECC */
521 case GT_ECC_ERRDATALO:
522 case GT_ECC_ERRDATAHI:
523 case GT_ECC_MEM:
524 case GT_ECC_CALC:
525 case GT_ECC_ERRADDR:
526 /* Read-only registers, do nothing */
527 qemu_log_mask(LOG_GUEST_ERROR,
528 "gt64120: Read-only register write "
529 "reg:0x03%x size:%u value:0x%0*" PRIx64 "\n",
530 saddr << 2, size, size << 1, val);
531 break;
532
533 /* DMA Record */
534 case GT_DMA0_CNT:
535 case GT_DMA1_CNT:
536 case GT_DMA2_CNT:
537 case GT_DMA3_CNT:
538 case GT_DMA0_SA:
539 case GT_DMA1_SA:
540 case GT_DMA2_SA:
541 case GT_DMA3_SA:
542 case GT_DMA0_DA:
543 case GT_DMA1_DA:
544 case GT_DMA2_DA:
545 case GT_DMA3_DA:
546 case GT_DMA0_NEXT:
547 case GT_DMA1_NEXT:
548 case GT_DMA2_NEXT:
549 case GT_DMA3_NEXT:
550 case GT_DMA0_CUR:
551 case GT_DMA1_CUR:
552 case GT_DMA2_CUR:
553 case GT_DMA3_CUR:
554
555 /* DMA Channel Control */
556 case GT_DMA0_CTRL:
557 case GT_DMA1_CTRL:
558 case GT_DMA2_CTRL:
559 case GT_DMA3_CTRL:
560
561 /* DMA Arbiter */
562 case GT_DMA_ARB:
563 /* Not implemented */
564 qemu_log_mask(LOG_UNIMP,
565 "gt64120: Unimplemented DMA register write "
566 "reg:0x03%x size:%u value:0x%0*" PRIx64 "\n",
567 saddr << 2, size, size << 1, val);
568 break;
569
570 /* Timer/Counter */
571 case GT_TC0:
572 case GT_TC1:
573 case GT_TC2:
574 case GT_TC3:
575 case GT_TC_CONTROL:
576 /* Not implemented */
577 qemu_log_mask(LOG_UNIMP,
578 "gt64120: Unimplemented timer register write "
579 "reg:0x03%x size:%u value:0x%0*" PRIx64 "\n",
580 saddr << 2, size, size << 1, val);
581 break;
582
583 /* PCI Internal */
584 case GT_PCI0_CMD:
585 case GT_PCI1_CMD:
586 s->regs[saddr] = val & 0x0401fc0f;
587 break;
588 case GT_PCI0_TOR:
589 case GT_PCI0_BS_SCS10:
590 case GT_PCI0_BS_SCS32:
591 case GT_PCI0_BS_CS20:
592 case GT_PCI0_BS_CS3BT:
593 case GT_PCI1_IACK:
594 case GT_PCI0_IACK:
595 case GT_PCI0_BARE:
596 case GT_PCI0_PREFMBR:
597 case GT_PCI0_SCS10_BAR:
598 case GT_PCI0_SCS32_BAR:
599 case GT_PCI0_CS20_BAR:
600 case GT_PCI0_CS3BT_BAR:
601 case GT_PCI0_SSCS10_BAR:
602 case GT_PCI0_SSCS32_BAR:
603 case GT_PCI0_SCS3BT_BAR:
604 case GT_PCI1_TOR:
605 case GT_PCI1_BS_SCS10:
606 case GT_PCI1_BS_SCS32:
607 case GT_PCI1_BS_CS20:
608 case GT_PCI1_BS_CS3BT:
609 case GT_PCI1_BARE:
610 case GT_PCI1_PREFMBR:
611 case GT_PCI1_SCS10_BAR:
612 case GT_PCI1_SCS32_BAR:
613 case GT_PCI1_CS20_BAR:
614 case GT_PCI1_CS3BT_BAR:
615 case GT_PCI1_SSCS10_BAR:
616 case GT_PCI1_SSCS32_BAR:
617 case GT_PCI1_SCS3BT_BAR:
618 case GT_PCI1_CFGADDR:
619 case GT_PCI1_CFGDATA:
620 /* not implemented */
621 qemu_log_mask(LOG_UNIMP,
622 "gt64120: Unimplemented timer register write "
623 "reg:0x03%x size:%u value:0x%0*" PRIx64 "\n",
624 saddr << 2, size, size << 1, val);
625 break;
626 case GT_PCI0_CFGADDR:
627 phb->config_reg = val & 0x80fffffc;
628 break;
629 case GT_PCI0_CFGDATA:
630 if (!(s->regs[GT_PCI0_CMD] & 1) && (phb->config_reg & 0x00fff800)) {
631 val = bswap32(val);
632 }
633 if (phb->config_reg & (1u << 31)) {
634 pci_data_write(phb->bus, phb->config_reg, val, 4);
635 }
636 break;
637
638 /* Interrupts */
639 case GT_INTRCAUSE:
640 /* not really implemented */
641 s->regs[saddr] = ~(~(s->regs[saddr]) | ~(val & 0xfffffffe));
642 s->regs[saddr] |= !!(s->regs[saddr] & 0xfffffffe);
643 trace_gt64120_write("INTRCAUSE", size << 1, val);
644 break;
645 case GT_INTRMASK:
646 s->regs[saddr] = val & 0x3c3ffffe;
647 trace_gt64120_write("INTRMASK", size << 1, val);
648 break;
649 case GT_PCI0_ICMASK:
650 s->regs[saddr] = val & 0x03fffffe;
651 trace_gt64120_write("ICMASK", size << 1, val);
652 break;
653 case GT_PCI0_SERR0MASK:
654 s->regs[saddr] = val & 0x0000003f;
655 trace_gt64120_write("SERR0MASK", size << 1, val);
656 break;
657
658 /* Reserved when only PCI_0 is configured. */
659 case GT_HINTRCAUSE:
660 case GT_CPU_INTSEL:
661 case GT_PCI0_INTSEL:
662 case GT_HINTRMASK:
663 case GT_PCI0_HICMASK:
664 case GT_PCI1_SERR1MASK:
665 /* not implemented */
666 break;
667
668 /* SDRAM Parameters */
669 case GT_SDRAM_B0:
670 case GT_SDRAM_B1:
671 case GT_SDRAM_B2:
672 case GT_SDRAM_B3:
673 /*
674 * We don't simulate electrical parameters of the SDRAM.
675 * Accept, but ignore the values.
676 */
677 s->regs[saddr] = val;
678 break;
679
680 default:
681 qemu_log_mask(LOG_GUEST_ERROR,
682 "gt64120: Illegal register write "
683 "reg:0x03%x size:%u value:0x%0*" PRIx64 "\n",
684 saddr << 2, size, size << 1, val);
685 break;
686 }
687 }
688
689 static uint64_t gt64120_readl(void *opaque,
690 hwaddr addr, unsigned size)
691 {
692 GT64120State *s = opaque;
693 PCIHostState *phb = PCI_HOST_BRIDGE(s);
694 uint32_t val;
695 uint32_t saddr;
696
697 saddr = (addr & 0xfff) >> 2;
698 switch (saddr) {
699
700 /* CPU Configuration */
701 case GT_MULTI:
702 /*
703 * Only one GT64xxx is present on the CPU bus, return
704 * the initial value.
705 */
706 val = s->regs[saddr];
707 break;
708
709 /* CPU Error Report */
710 case GT_CPUERR_ADDRLO:
711 case GT_CPUERR_ADDRHI:
712 case GT_CPUERR_DATALO:
713 case GT_CPUERR_DATAHI:
714 case GT_CPUERR_PARITY:
715 /* Emulated memory has no error, always return the initial values. */
716 val = s->regs[saddr];
717 break;
718
719 /* CPU Sync Barrier */
720 case GT_PCI0SYNC:
721 case GT_PCI1SYNC:
722 /*
723 * Reading those register should empty all FIFO on the PCI
724 * bus, which are not emulated. The return value should be
725 * a random value that should be ignored.
726 */
727 val = 0xc000ffee;
728 break;
729
730 /* ECC */
731 case GT_ECC_ERRDATALO:
732 case GT_ECC_ERRDATAHI:
733 case GT_ECC_MEM:
734 case GT_ECC_CALC:
735 case GT_ECC_ERRADDR:
736 /* Emulated memory has no error, always return the initial values. */
737 val = s->regs[saddr];
738 break;
739
740 case GT_CPU:
741 case GT_SCS10LD:
742 case GT_SCS10HD:
743 case GT_SCS32LD:
744 case GT_SCS32HD:
745 case GT_CS20LD:
746 case GT_CS20HD:
747 case GT_CS3BOOTLD:
748 case GT_CS3BOOTHD:
749 case GT_SCS10AR:
750 case GT_SCS32AR:
751 case GT_CS20R:
752 case GT_CS3BOOTR:
753 case GT_PCI0IOLD:
754 case GT_PCI0M0LD:
755 case GT_PCI0M1LD:
756 case GT_PCI1IOLD:
757 case GT_PCI1M0LD:
758 case GT_PCI1M1LD:
759 case GT_PCI0IOHD:
760 case GT_PCI0M0HD:
761 case GT_PCI0M1HD:
762 case GT_PCI1IOHD:
763 case GT_PCI1M0HD:
764 case GT_PCI1M1HD:
765 case GT_PCI0IOREMAP:
766 case GT_PCI0M0REMAP:
767 case GT_PCI0M1REMAP:
768 case GT_PCI1IOREMAP:
769 case GT_PCI1M0REMAP:
770 case GT_PCI1M1REMAP:
771 case GT_ISD:
772 val = s->regs[saddr];
773 break;
774 case GT_PCI0_IACK:
775 /* Read the IRQ number */
776 val = pic_read_irq(isa_pic);
777 break;
778
779 /* SDRAM and Device Address Decode */
780 case GT_SCS0LD:
781 case GT_SCS0HD:
782 case GT_SCS1LD:
783 case GT_SCS1HD:
784 case GT_SCS2LD:
785 case GT_SCS2HD:
786 case GT_SCS3LD:
787 case GT_SCS3HD:
788 case GT_CS0LD:
789 case GT_CS0HD:
790 case GT_CS1LD:
791 case GT_CS1HD:
792 case GT_CS2LD:
793 case GT_CS2HD:
794 case GT_CS3LD:
795 case GT_CS3HD:
796 case GT_BOOTLD:
797 case GT_BOOTHD:
798 case GT_ADERR:
799 val = s->regs[saddr];
800 break;
801
802 /* SDRAM Configuration */
803 case GT_SDRAM_CFG:
804 case GT_SDRAM_OPMODE:
805 case GT_SDRAM_BM:
806 case GT_SDRAM_ADDRDECODE:
807 val = s->regs[saddr];
808 break;
809
810 /* SDRAM Parameters */
811 case GT_SDRAM_B0:
812 case GT_SDRAM_B1:
813 case GT_SDRAM_B2:
814 case GT_SDRAM_B3:
815 /*
816 * We don't simulate electrical parameters of the SDRAM.
817 * Just return the last written value.
818 */
819 val = s->regs[saddr];
820 break;
821
822 /* Device Parameters */
823 case GT_DEV_B0:
824 case GT_DEV_B1:
825 case GT_DEV_B2:
826 case GT_DEV_B3:
827 case GT_DEV_BOOT:
828 val = s->regs[saddr];
829 break;
830
831 /* DMA Record */
832 case GT_DMA0_CNT:
833 case GT_DMA1_CNT:
834 case GT_DMA2_CNT:
835 case GT_DMA3_CNT:
836 case GT_DMA0_SA:
837 case GT_DMA1_SA:
838 case GT_DMA2_SA:
839 case GT_DMA3_SA:
840 case GT_DMA0_DA:
841 case GT_DMA1_DA:
842 case GT_DMA2_DA:
843 case GT_DMA3_DA:
844 case GT_DMA0_NEXT:
845 case GT_DMA1_NEXT:
846 case GT_DMA2_NEXT:
847 case GT_DMA3_NEXT:
848 case GT_DMA0_CUR:
849 case GT_DMA1_CUR:
850 case GT_DMA2_CUR:
851 case GT_DMA3_CUR:
852 val = s->regs[saddr];
853 break;
854
855 /* DMA Channel Control */
856 case GT_DMA0_CTRL:
857 case GT_DMA1_CTRL:
858 case GT_DMA2_CTRL:
859 case GT_DMA3_CTRL:
860 val = s->regs[saddr];
861 break;
862
863 /* DMA Arbiter */
864 case GT_DMA_ARB:
865 val = s->regs[saddr];
866 break;
867
868 /* Timer/Counter */
869 case GT_TC0:
870 case GT_TC1:
871 case GT_TC2:
872 case GT_TC3:
873 case GT_TC_CONTROL:
874 val = s->regs[saddr];
875 break;
876
877 /* PCI Internal */
878 case GT_PCI0_CFGADDR:
879 val = phb->config_reg;
880 break;
881 case GT_PCI0_CFGDATA:
882 if (!(phb->config_reg & (1 << 31))) {
883 val = 0xffffffff;
884 } else {
885 val = pci_data_read(phb->bus, phb->config_reg, 4);
886 }
887 if (!(s->regs[GT_PCI0_CMD] & 1) && (phb->config_reg & 0x00fff800)) {
888 val = bswap32(val);
889 }
890 break;
891
892 case GT_PCI0_CMD:
893 case GT_PCI0_TOR:
894 case GT_PCI0_BS_SCS10:
895 case GT_PCI0_BS_SCS32:
896 case GT_PCI0_BS_CS20:
897 case GT_PCI0_BS_CS3BT:
898 case GT_PCI1_IACK:
899 case GT_PCI0_BARE:
900 case GT_PCI0_PREFMBR:
901 case GT_PCI0_SCS10_BAR:
902 case GT_PCI0_SCS32_BAR:
903 case GT_PCI0_CS20_BAR:
904 case GT_PCI0_CS3BT_BAR:
905 case GT_PCI0_SSCS10_BAR:
906 case GT_PCI0_SSCS32_BAR:
907 case GT_PCI0_SCS3BT_BAR:
908 case GT_PCI1_CMD:
909 case GT_PCI1_TOR:
910 case GT_PCI1_BS_SCS10:
911 case GT_PCI1_BS_SCS32:
912 case GT_PCI1_BS_CS20:
913 case GT_PCI1_BS_CS3BT:
914 case GT_PCI1_BARE:
915 case GT_PCI1_PREFMBR:
916 case GT_PCI1_SCS10_BAR:
917 case GT_PCI1_SCS32_BAR:
918 case GT_PCI1_CS20_BAR:
919 case GT_PCI1_CS3BT_BAR:
920 case GT_PCI1_SSCS10_BAR:
921 case GT_PCI1_SSCS32_BAR:
922 case GT_PCI1_SCS3BT_BAR:
923 case GT_PCI1_CFGADDR:
924 case GT_PCI1_CFGDATA:
925 val = s->regs[saddr];
926 break;
927
928 /* Interrupts */
929 case GT_INTRCAUSE:
930 val = s->regs[saddr];
931 trace_gt64120_read("INTRCAUSE", size << 1, val);
932 break;
933 case GT_INTRMASK:
934 val = s->regs[saddr];
935 trace_gt64120_read("INTRMASK", size << 1, val);
936 break;
937 case GT_PCI0_ICMASK:
938 val = s->regs[saddr];
939 trace_gt64120_read("ICMASK", size << 1, val);
940 break;
941 case GT_PCI0_SERR0MASK:
942 val = s->regs[saddr];
943 trace_gt64120_read("SERR0MASK", size << 1, val);
944 break;
945
946 /* Reserved when only PCI_0 is configured. */
947 case GT_HINTRCAUSE:
948 case GT_CPU_INTSEL:
949 case GT_PCI0_INTSEL:
950 case GT_HINTRMASK:
951 case GT_PCI0_HICMASK:
952 case GT_PCI1_SERR1MASK:
953 val = s->regs[saddr];
954 break;
955
956 default:
957 val = s->regs[saddr];
958 qemu_log_mask(LOG_GUEST_ERROR,
959 "gt64120: Illegal register read "
960 "reg:0x03%x size:%u value:0x%0*x\n",
961 saddr << 2, size, size << 1, val);
962 break;
963 }
964
965 if (!(s->regs[GT_CPU] & 0x00001000)) {
966 val = bswap32(val);
967 }
968
969 return val;
970 }
971
972 static const MemoryRegionOps isd_mem_ops = {
973 .read = gt64120_readl,
974 .write = gt64120_writel,
975 .endianness = DEVICE_NATIVE_ENDIAN,
976 };
977
978 static int gt64120_pci_map_irq(PCIDevice *pci_dev, int irq_num)
979 {
980 int slot;
981
982 slot = (pci_dev->devfn >> 3);
983
984 switch (slot) {
985 /* PIIX4 USB */
986 case 10:
987 return 3;
988 /* AMD 79C973 Ethernet */
989 case 11:
990 return 1;
991 /* Crystal 4281 Sound */
992 case 12:
993 return 2;
994 /* PCI slot 1 to 4 */
995 case 18 ... 21:
996 return ((slot - 18) + irq_num) & 0x03;
997 /* Unknown device, don't do any translation */
998 default:
999 return irq_num;
1000 }
1001 }
1002
1003 static int pci_irq_levels[4];
1004
1005 static void gt64120_pci_set_irq(void *opaque, int irq_num, int level)
1006 {
1007 int i, pic_irq, pic_level;
1008 qemu_irq *pic = opaque;
1009
1010 pci_irq_levels[irq_num] = level;
1011
1012 /* now we change the pic irq level according to the piix irq mappings */
1013 /* XXX: optimize */
1014 pic_irq = piix4_dev->config[0x60 + irq_num];
1015 if (pic_irq < 16) {
1016 /* The pic level is the logical OR of all the PCI irqs mapped to it. */
1017 pic_level = 0;
1018 for (i = 0; i < 4; i++) {
1019 if (pic_irq == piix4_dev->config[0x60 + i]) {
1020 pic_level |= pci_irq_levels[i];
1021 }
1022 }
1023 qemu_set_irq(pic[pic_irq], pic_level);
1024 }
1025 }
1026
1027
1028 static void gt64120_reset(DeviceState *dev)
1029 {
1030 GT64120State *s = GT64120_PCI_HOST_BRIDGE(dev);
1031
1032 /* FIXME: Malta specific hw assumptions ahead */
1033
1034 /* CPU Configuration */
1035 #ifdef TARGET_WORDS_BIGENDIAN
1036 s->regs[GT_CPU] = 0x00000000;
1037 #else
1038 s->regs[GT_CPU] = 0x00001000;
1039 #endif
1040 s->regs[GT_MULTI] = 0x00000003;
1041
1042 /* CPU Address decode */
1043 s->regs[GT_SCS10LD] = 0x00000000;
1044 s->regs[GT_SCS10HD] = 0x00000007;
1045 s->regs[GT_SCS32LD] = 0x00000008;
1046 s->regs[GT_SCS32HD] = 0x0000000f;
1047 s->regs[GT_CS20LD] = 0x000000e0;
1048 s->regs[GT_CS20HD] = 0x00000070;
1049 s->regs[GT_CS3BOOTLD] = 0x000000f8;
1050 s->regs[GT_CS3BOOTHD] = 0x0000007f;
1051
1052 s->regs[GT_PCI0IOLD] = 0x00000080;
1053 s->regs[GT_PCI0IOHD] = 0x0000000f;
1054 s->regs[GT_PCI0M0LD] = 0x00000090;
1055 s->regs[GT_PCI0M0HD] = 0x0000001f;
1056 s->regs[GT_ISD] = 0x000000a0;
1057 s->regs[GT_PCI0M1LD] = 0x00000790;
1058 s->regs[GT_PCI0M1HD] = 0x0000001f;
1059 s->regs[GT_PCI1IOLD] = 0x00000100;
1060 s->regs[GT_PCI1IOHD] = 0x0000000f;
1061 s->regs[GT_PCI1M0LD] = 0x00000110;
1062 s->regs[GT_PCI1M0HD] = 0x0000001f;
1063 s->regs[GT_PCI1M1LD] = 0x00000120;
1064 s->regs[GT_PCI1M1HD] = 0x0000002f;
1065
1066 s->regs[GT_SCS10AR] = 0x00000000;
1067 s->regs[GT_SCS32AR] = 0x00000008;
1068 s->regs[GT_CS20R] = 0x000000e0;
1069 s->regs[GT_CS3BOOTR] = 0x000000f8;
1070
1071 s->regs[GT_PCI0IOREMAP] = 0x00000080;
1072 s->regs[GT_PCI0M0REMAP] = 0x00000090;
1073 s->regs[GT_PCI0M1REMAP] = 0x00000790;
1074 s->regs[GT_PCI1IOREMAP] = 0x00000100;
1075 s->regs[GT_PCI1M0REMAP] = 0x00000110;
1076 s->regs[GT_PCI1M1REMAP] = 0x00000120;
1077
1078 /* CPU Error Report */
1079 s->regs[GT_CPUERR_ADDRLO] = 0x00000000;
1080 s->regs[GT_CPUERR_ADDRHI] = 0x00000000;
1081 s->regs[GT_CPUERR_DATALO] = 0xffffffff;
1082 s->regs[GT_CPUERR_DATAHI] = 0xffffffff;
1083 s->regs[GT_CPUERR_PARITY] = 0x000000ff;
1084
1085 /* CPU Sync Barrier */
1086 s->regs[GT_PCI0SYNC] = 0x00000000;
1087 s->regs[GT_PCI1SYNC] = 0x00000000;
1088
1089 /* SDRAM and Device Address Decode */
1090 s->regs[GT_SCS0LD] = 0x00000000;
1091 s->regs[GT_SCS0HD] = 0x00000007;
1092 s->regs[GT_SCS1LD] = 0x00000008;
1093 s->regs[GT_SCS1HD] = 0x0000000f;
1094 s->regs[GT_SCS2LD] = 0x00000010;
1095 s->regs[GT_SCS2HD] = 0x00000017;
1096 s->regs[GT_SCS3LD] = 0x00000018;
1097 s->regs[GT_SCS3HD] = 0x0000001f;
1098 s->regs[GT_CS0LD] = 0x000000c0;
1099 s->regs[GT_CS0HD] = 0x000000c7;
1100 s->regs[GT_CS1LD] = 0x000000c8;
1101 s->regs[GT_CS1HD] = 0x000000cf;
1102 s->regs[GT_CS2LD] = 0x000000d0;
1103 s->regs[GT_CS2HD] = 0x000000df;
1104 s->regs[GT_CS3LD] = 0x000000f0;
1105 s->regs[GT_CS3HD] = 0x000000fb;
1106 s->regs[GT_BOOTLD] = 0x000000fc;
1107 s->regs[GT_BOOTHD] = 0x000000ff;
1108 s->regs[GT_ADERR] = 0xffffffff;
1109
1110 /* SDRAM Configuration */
1111 s->regs[GT_SDRAM_CFG] = 0x00000200;
1112 s->regs[GT_SDRAM_OPMODE] = 0x00000000;
1113 s->regs[GT_SDRAM_BM] = 0x00000007;
1114 s->regs[GT_SDRAM_ADDRDECODE] = 0x00000002;
1115
1116 /* SDRAM Parameters */
1117 s->regs[GT_SDRAM_B0] = 0x00000005;
1118 s->regs[GT_SDRAM_B1] = 0x00000005;
1119 s->regs[GT_SDRAM_B2] = 0x00000005;
1120 s->regs[GT_SDRAM_B3] = 0x00000005;
1121
1122 /* ECC */
1123 s->regs[GT_ECC_ERRDATALO] = 0x00000000;
1124 s->regs[GT_ECC_ERRDATAHI] = 0x00000000;
1125 s->regs[GT_ECC_MEM] = 0x00000000;
1126 s->regs[GT_ECC_CALC] = 0x00000000;
1127 s->regs[GT_ECC_ERRADDR] = 0x00000000;
1128
1129 /* Device Parameters */
1130 s->regs[GT_DEV_B0] = 0x386fffff;
1131 s->regs[GT_DEV_B1] = 0x386fffff;
1132 s->regs[GT_DEV_B2] = 0x386fffff;
1133 s->regs[GT_DEV_B3] = 0x386fffff;
1134 s->regs[GT_DEV_BOOT] = 0x146fffff;
1135
1136 /* DMA registers are all zeroed at reset */
1137
1138 /* Timer/Counter */
1139 s->regs[GT_TC0] = 0xffffffff;
1140 s->regs[GT_TC1] = 0x00ffffff;
1141 s->regs[GT_TC2] = 0x00ffffff;
1142 s->regs[GT_TC3] = 0x00ffffff;
1143 s->regs[GT_TC_CONTROL] = 0x00000000;
1144
1145 /* PCI Internal */
1146 #ifdef TARGET_WORDS_BIGENDIAN
1147 s->regs[GT_PCI0_CMD] = 0x00000000;
1148 #else
1149 s->regs[GT_PCI0_CMD] = 0x00010001;
1150 #endif
1151 s->regs[GT_PCI0_TOR] = 0x0000070f;
1152 s->regs[GT_PCI0_BS_SCS10] = 0x00fff000;
1153 s->regs[GT_PCI0_BS_SCS32] = 0x00fff000;
1154 s->regs[GT_PCI0_BS_CS20] = 0x01fff000;
1155 s->regs[GT_PCI0_BS_CS3BT] = 0x00fff000;
1156 s->regs[GT_PCI1_IACK] = 0x00000000;
1157 s->regs[GT_PCI0_IACK] = 0x00000000;
1158 s->regs[GT_PCI0_BARE] = 0x0000000f;
1159 s->regs[GT_PCI0_PREFMBR] = 0x00000040;
1160 s->regs[GT_PCI0_SCS10_BAR] = 0x00000000;
1161 s->regs[GT_PCI0_SCS32_BAR] = 0x01000000;
1162 s->regs[GT_PCI0_CS20_BAR] = 0x1c000000;
1163 s->regs[GT_PCI0_CS3BT_BAR] = 0x1f000000;
1164 s->regs[GT_PCI0_SSCS10_BAR] = 0x00000000;
1165 s->regs[GT_PCI0_SSCS32_BAR] = 0x01000000;
1166 s->regs[GT_PCI0_SCS3BT_BAR] = 0x1f000000;
1167 #ifdef TARGET_WORDS_BIGENDIAN
1168 s->regs[GT_PCI1_CMD] = 0x00000000;
1169 #else
1170 s->regs[GT_PCI1_CMD] = 0x00010001;
1171 #endif
1172 s->regs[GT_PCI1_TOR] = 0x0000070f;
1173 s->regs[GT_PCI1_BS_SCS10] = 0x00fff000;
1174 s->regs[GT_PCI1_BS_SCS32] = 0x00fff000;
1175 s->regs[GT_PCI1_BS_CS20] = 0x01fff000;
1176 s->regs[GT_PCI1_BS_CS3BT] = 0x00fff000;
1177 s->regs[GT_PCI1_BARE] = 0x0000000f;
1178 s->regs[GT_PCI1_PREFMBR] = 0x00000040;
1179 s->regs[GT_PCI1_SCS10_BAR] = 0x00000000;
1180 s->regs[GT_PCI1_SCS32_BAR] = 0x01000000;
1181 s->regs[GT_PCI1_CS20_BAR] = 0x1c000000;
1182 s->regs[GT_PCI1_CS3BT_BAR] = 0x1f000000;
1183 s->regs[GT_PCI1_SSCS10_BAR] = 0x00000000;
1184 s->regs[GT_PCI1_SSCS32_BAR] = 0x01000000;
1185 s->regs[GT_PCI1_SCS3BT_BAR] = 0x1f000000;
1186 s->regs[GT_PCI1_CFGADDR] = 0x00000000;
1187 s->regs[GT_PCI1_CFGDATA] = 0x00000000;
1188 s->regs[GT_PCI0_CFGADDR] = 0x00000000;
1189
1190 /* Interrupt registers are all zeroed at reset */
1191
1192 gt64120_isd_mapping(s);
1193 gt64120_pci_mapping(s);
1194 }
1195
1196 PCIBus *gt64120_register(qemu_irq *pic)
1197 {
1198 GT64120State *d;
1199 PCIHostState *phb;
1200 DeviceState *dev;
1201
1202 dev = qdev_create(NULL, TYPE_GT64120_PCI_HOST_BRIDGE);
1203 d = GT64120_PCI_HOST_BRIDGE(dev);
1204 phb = PCI_HOST_BRIDGE(dev);
1205 memory_region_init(&d->pci0_mem, OBJECT(dev), "pci0-mem", 4 * GiB);
1206 address_space_init(&d->pci0_mem_as, &d->pci0_mem, "pci0-mem");
1207 phb->bus = pci_register_root_bus(dev, "pci",
1208 gt64120_pci_set_irq, gt64120_pci_map_irq,
1209 pic,
1210 &d->pci0_mem,
1211 get_system_io(),
1212 PCI_DEVFN(18, 0), 4, TYPE_PCI_BUS);
1213 qdev_init_nofail(dev);
1214 memory_region_init_io(&d->ISD_mem, OBJECT(dev), &isd_mem_ops, d,
1215 "isd-mem", 0x1000);
1216
1217 pci_create_simple(phb->bus, PCI_DEVFN(0, 0), "gt64120_pci");
1218 return phb->bus;
1219 }
1220
1221 static void gt64120_pci_realize(PCIDevice *d, Error **errp)
1222 {
1223 /* FIXME: Malta specific hw assumptions ahead */
1224 pci_set_word(d->config + PCI_COMMAND, 0);
1225 pci_set_word(d->config + PCI_STATUS,
1226 PCI_STATUS_FAST_BACK | PCI_STATUS_DEVSEL_MEDIUM);
1227 pci_config_set_prog_interface(d->config, 0);
1228 pci_set_long(d->config + PCI_BASE_ADDRESS_0, 0x00000008);
1229 pci_set_long(d->config + PCI_BASE_ADDRESS_1, 0x01000008);
1230 pci_set_long(d->config + PCI_BASE_ADDRESS_2, 0x1c000000);
1231 pci_set_long(d->config + PCI_BASE_ADDRESS_3, 0x1f000000);
1232 pci_set_long(d->config + PCI_BASE_ADDRESS_4, 0x14000000);
1233 pci_set_long(d->config + PCI_BASE_ADDRESS_5, 0x14000001);
1234 pci_set_byte(d->config + 0x3d, 0x01);
1235 }
1236
1237 static void gt64120_pci_class_init(ObjectClass *klass, void *data)
1238 {
1239 PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
1240 DeviceClass *dc = DEVICE_CLASS(klass);
1241
1242 k->realize = gt64120_pci_realize;
1243 k->vendor_id = PCI_VENDOR_ID_MARVELL;
1244 k->device_id = PCI_DEVICE_ID_MARVELL_GT6412X;
1245 k->revision = 0x10;
1246 k->class_id = PCI_CLASS_BRIDGE_HOST;
1247 /*
1248 * PCI-facing part of the host bridge, not usable without the
1249 * host-facing part, which can't be device_add'ed, yet.
1250 */
1251 dc->user_creatable = false;
1252 }
1253
1254 static const TypeInfo gt64120_pci_info = {
1255 .name = "gt64120_pci",
1256 .parent = TYPE_PCI_DEVICE,
1257 .instance_size = sizeof(PCIDevice),
1258 .class_init = gt64120_pci_class_init,
1259 .interfaces = (InterfaceInfo[]) {
1260 { INTERFACE_CONVENTIONAL_PCI_DEVICE },
1261 { },
1262 },
1263 };
1264
1265 static void gt64120_class_init(ObjectClass *klass, void *data)
1266 {
1267 DeviceClass *dc = DEVICE_CLASS(klass);
1268
1269 set_bit(DEVICE_CATEGORY_BRIDGE, dc->categories);
1270 dc->reset = gt64120_reset;
1271 dc->vmsd = &vmstate_gt64120;
1272 }
1273
1274 static const TypeInfo gt64120_info = {
1275 .name = TYPE_GT64120_PCI_HOST_BRIDGE,
1276 .parent = TYPE_PCI_HOST_BRIDGE,
1277 .instance_size = sizeof(GT64120State),
1278 .class_init = gt64120_class_init,
1279 };
1280
1281 static void gt64120_pci_register_types(void)
1282 {
1283 type_register_static(&gt64120_info);
1284 type_register_static(&gt64120_pci_info);
1285 }
1286
1287 type_init(gt64120_pci_register_types)
AR7 emulation for QEMU