?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
target/arm: Update find_last_active for PREDDESC
[qemu/ar7.git] / hw / i386 / microvm.c
blob4e0cf4c522c9743751eafe9fae288232a34503b6
1 /*
2 * Copyright (c) 2018 Intel Corporation
3 * Copyright (c) 2019 Red Hat, Inc.
4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms and conditions of the GNU General Public License,
7 * version 2 or later, as published by the Free Software Foundation.
8 *
9 * This program is distributed in the hope it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
12 * more details.
13 *
14 * You should have received a copy of the GNU General Public License along with
15 * this program. If not, see <http://www.gnu.org/licenses/>.
16 */
17
18 #include "qemu/osdep.h"
19 #include "qemu/error-report.h"
20 #include "qemu/cutils.h"
21 #include "qemu/units.h"
22 #include "qapi/error.h"
23 #include "qapi/visitor.h"
24 #include "qapi/qapi-visit-common.h"
25 #include "sysemu/sysemu.h"
26 #include "sysemu/cpus.h"
27 #include "sysemu/numa.h"
28 #include "sysemu/reset.h"
29 #include "sysemu/runstate.h"
30 #include "acpi-microvm.h"
31
32 #include "hw/loader.h"
33 #include "hw/irq.h"
34 #include "hw/kvm/clock.h"
35 #include "hw/i386/microvm.h"
36 #include "hw/i386/x86.h"
37 #include "target/i386/cpu.h"
38 #include "hw/intc/i8259.h"
39 #include "hw/timer/i8254.h"
40 #include "hw/rtc/mc146818rtc.h"
41 #include "hw/char/serial.h"
42 #include "hw/display/ramfb.h"
43 #include "hw/i386/topology.h"
44 #include "hw/i386/e820_memory_layout.h"
45 #include "hw/i386/fw_cfg.h"
46 #include "hw/virtio/virtio-mmio.h"
47 #include "hw/acpi/acpi.h"
48 #include "hw/acpi/generic_event_device.h"
49 #include "hw/pci-host/gpex.h"
50 #include "hw/usb/xhci.h"
51
52 #include "cpu.h"
53 #include "elf.h"
54 #include "kvm/kvm_i386.h"
55 #include "hw/xen/start_info.h"
56
57 #define MICROVM_QBOOT_FILENAME "qboot.rom"
58 #define MICROVM_BIOS_FILENAME "bios-microvm.bin"
59
60 static void microvm_set_rtc(MicrovmMachineState *mms, ISADevice *s)
61 {
62 X86MachineState *x86ms = X86_MACHINE(mms);
63 int val;
64
65 val = MIN(x86ms->below_4g_mem_size / KiB, 640);
66 rtc_set_memory(s, 0x15, val);
67 rtc_set_memory(s, 0x16, val >> 8);
68 /* extended memory (next 64MiB) */
69 if (x86ms->below_4g_mem_size > 1 * MiB) {
70 val = (x86ms->below_4g_mem_size - 1 * MiB) / KiB;
71 } else {
72 val = 0;
73 }
74 if (val > 65535) {
75 val = 65535;
76 }
77 rtc_set_memory(s, 0x17, val);
78 rtc_set_memory(s, 0x18, val >> 8);
79 rtc_set_memory(s, 0x30, val);
80 rtc_set_memory(s, 0x31, val >> 8);
81 /* memory between 16MiB and 4GiB */
82 if (x86ms->below_4g_mem_size > 16 * MiB) {
83 val = (x86ms->below_4g_mem_size - 16 * MiB) / (64 * KiB);
84 } else {
85 val = 0;
86 }
87 if (val > 65535) {
88 val = 65535;
89 }
90 rtc_set_memory(s, 0x34, val);
91 rtc_set_memory(s, 0x35, val >> 8);
92 /* memory above 4GiB */
93 val = x86ms->above_4g_mem_size / 65536;
94 rtc_set_memory(s, 0x5b, val);
95 rtc_set_memory(s, 0x5c, val >> 8);
96 rtc_set_memory(s, 0x5d, val >> 16);
97 }
98
99 static void create_gpex(MicrovmMachineState *mms)
100 {
101 X86MachineState *x86ms = X86_MACHINE(mms);
102 MemoryRegion *mmio32_alias;
103 MemoryRegion *mmio64_alias;
104 MemoryRegion *mmio_reg;
105 MemoryRegion *ecam_alias;
106 MemoryRegion *ecam_reg;
107 DeviceState *dev;
108 int i;
109
110 dev = qdev_new(TYPE_GPEX_HOST);
111 sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), &error_fatal);
112
113 /* Map only the first size_ecam bytes of ECAM space */
114 ecam_alias = g_new0(MemoryRegion, 1);
115 ecam_reg = sysbus_mmio_get_region(SYS_BUS_DEVICE(dev), 0);
116 memory_region_init_alias(ecam_alias, OBJECT(dev), "pcie-ecam",
117 ecam_reg, 0, mms->gpex.ecam.size);
118 memory_region_add_subregion(get_system_memory(),
119 mms->gpex.ecam.base, ecam_alias);
120
121 /* Map the MMIO window into system address space so as to expose
122 * the section of PCI MMIO space which starts at the same base address
123 * (ie 1:1 mapping for that part of PCI MMIO space visible through
124 * the window).
125 */
126 mmio_reg = sysbus_mmio_get_region(SYS_BUS_DEVICE(dev), 1);
127 if (mms->gpex.mmio32.size) {
128 mmio32_alias = g_new0(MemoryRegion, 1);
129 memory_region_init_alias(mmio32_alias, OBJECT(dev), "pcie-mmio32", mmio_reg,
130 mms->gpex.mmio32.base, mms->gpex.mmio32.size);
131 memory_region_add_subregion(get_system_memory(),
132 mms->gpex.mmio32.base, mmio32_alias);
133 }
134 if (mms->gpex.mmio64.size) {
135 mmio64_alias = g_new0(MemoryRegion, 1);
136 memory_region_init_alias(mmio64_alias, OBJECT(dev), "pcie-mmio64", mmio_reg,
137 mms->gpex.mmio64.base, mms->gpex.mmio64.size);
138 memory_region_add_subregion(get_system_memory(),
139 mms->gpex.mmio64.base, mmio64_alias);
140 }
141
142 for (i = 0; i < GPEX_NUM_IRQS; i++) {
143 sysbus_connect_irq(SYS_BUS_DEVICE(dev), i,
144 x86ms->gsi[mms->gpex.irq + i]);
145 }
146 }
147
148 static int microvm_ioapics(MicrovmMachineState *mms)
149 {
150 if (!x86_machine_is_acpi_enabled(X86_MACHINE(mms))) {
151 return 1;
152 }
153 if (mms->ioapic2 == ON_OFF_AUTO_OFF) {
154 return 1;
155 }
156 return 2;
157 }
158
159 static void microvm_devices_init(MicrovmMachineState *mms)
160 {
161 const char *default_firmware;
162 X86MachineState *x86ms = X86_MACHINE(mms);
163 ISABus *isa_bus;
164 ISADevice *rtc_state;
165 GSIState *gsi_state;
166 int ioapics;
167 int i;
168
169 /* Core components */
170 ioapics = microvm_ioapics(mms);
171 gsi_state = g_malloc0(sizeof(*gsi_state));
172 x86ms->gsi = qemu_allocate_irqs(gsi_handler, gsi_state,
173 IOAPIC_NUM_PINS * ioapics);
174
175 isa_bus = isa_bus_new(NULL, get_system_memory(), get_system_io(),
176 &error_abort);
177 isa_bus_irqs(isa_bus, x86ms->gsi);
178
179 ioapic_init_gsi(gsi_state, "machine");
180 if (ioapics > 1) {
181 x86ms->ioapic2 = ioapic_init_secondary(gsi_state);
182 }
183
184 kvmclock_create(true);
185
186 mms->virtio_irq_base = 5;
187 mms->virtio_num_transports = 8;
188 if (x86ms->ioapic2) {
189 mms->pcie_irq_base = 16; /* 16 -> 19 */
190 /* use second ioapic (24 -> 47) for virtio-mmio irq lines */
191 mms->virtio_irq_base = IO_APIC_SECONDARY_IRQBASE;
192 mms->virtio_num_transports = IOAPIC_NUM_PINS;
193 } else if (x86_machine_is_acpi_enabled(x86ms)) {
194 mms->pcie_irq_base = 12; /* 12 -> 15 */
195 mms->virtio_irq_base = 16; /* 16 -> 23 */
196 }
197
198 for (i = 0; i < mms->virtio_num_transports; i++) {
199 sysbus_create_simple("virtio-mmio",
200 VIRTIO_MMIO_BASE + i * 512,
201 x86ms->gsi[mms->virtio_irq_base + i]);
202 }
203
204 /* Optional and legacy devices */
205 if (x86_machine_is_acpi_enabled(x86ms)) {
206 DeviceState *dev = qdev_new(TYPE_ACPI_GED_X86);
207 qdev_prop_set_uint32(dev, "ged-event", ACPI_GED_PWR_DOWN_EVT);
208 sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, GED_MMIO_BASE);
209 /* sysbus_mmio_map(SYS_BUS_DEVICE(dev), 1, GED_MMIO_BASE_MEMHP); */
210 sysbus_mmio_map(SYS_BUS_DEVICE(dev), 2, GED_MMIO_BASE_REGS);
211 sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0,
212 x86ms->gsi[GED_MMIO_IRQ]);
213 sysbus_realize(SYS_BUS_DEVICE(dev), &error_fatal);
214 x86ms->acpi_dev = HOTPLUG_HANDLER(dev);
215 }
216
217 if (x86_machine_is_acpi_enabled(x86ms) && machine_usb(MACHINE(mms))) {
218 DeviceState *dev = qdev_new(TYPE_XHCI_SYSBUS);
219 qdev_prop_set_uint32(dev, "intrs", 1);
220 qdev_prop_set_uint32(dev, "slots", XHCI_MAXSLOTS);
221 qdev_prop_set_uint32(dev, "p2", 8);
222 qdev_prop_set_uint32(dev, "p3", 8);
223 sysbus_realize(SYS_BUS_DEVICE(dev), &error_fatal);
224 sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, MICROVM_XHCI_BASE);
225 sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0,
226 x86ms->gsi[MICROVM_XHCI_IRQ]);
227 }
228
229 if (x86_machine_is_acpi_enabled(x86ms) && mms->pcie == ON_OFF_AUTO_ON) {
230 /* use topmost 25% of the address space available */
231 hwaddr phys_size = (hwaddr)1 << X86_CPU(first_cpu)->phys_bits;
232 if (phys_size > 0x1000000ll) {
233 mms->gpex.mmio64.size = phys_size / 4;
234 mms->gpex.mmio64.base = phys_size - mms->gpex.mmio64.size;
235 }
236 mms->gpex.mmio32.base = PCIE_MMIO_BASE;
237 mms->gpex.mmio32.size = PCIE_MMIO_SIZE;
238 mms->gpex.ecam.base = PCIE_ECAM_BASE;
239 mms->gpex.ecam.size = PCIE_ECAM_SIZE;
240 mms->gpex.irq = mms->pcie_irq_base;
241 create_gpex(mms);
242 x86ms->pci_irq_mask = ((1 << (mms->pcie_irq_base + 0)) |
243 (1 << (mms->pcie_irq_base + 1)) |
244 (1 << (mms->pcie_irq_base + 2)) |
245 (1 << (mms->pcie_irq_base + 3)));
246 } else {
247 x86ms->pci_irq_mask = 0;
248 }
249
250 if (mms->pic == ON_OFF_AUTO_ON || mms->pic == ON_OFF_AUTO_AUTO) {
251 qemu_irq *i8259;
252
253 i8259 = i8259_init(isa_bus, x86_allocate_cpu_irq());
254 for (i = 0; i < ISA_NUM_IRQS; i++) {
255 gsi_state->i8259_irq[i] = i8259[i];
256 }
257 g_free(i8259);
258 }
259
260 if (mms->pit == ON_OFF_AUTO_ON || mms->pit == ON_OFF_AUTO_AUTO) {
261 if (kvm_pit_in_kernel()) {
262 kvm_pit_init(isa_bus, 0x40);
263 } else {
264 i8254_pit_init(isa_bus, 0x40, 0, NULL);
265 }
266 }
267
268 if (mms->rtc == ON_OFF_AUTO_ON ||
269 (mms->rtc == ON_OFF_AUTO_AUTO && !kvm_enabled())) {
270 rtc_state = mc146818_rtc_init(isa_bus, 2000, NULL);
271 microvm_set_rtc(mms, rtc_state);
272 }
273
274 if (mms->isa_serial) {
275 serial_hds_isa_init(isa_bus, 0, 1);
276 }
277
278 default_firmware = x86_machine_is_acpi_enabled(x86ms)
279 ? MICROVM_BIOS_FILENAME
280 : MICROVM_QBOOT_FILENAME;
281 x86_bios_rom_init(MACHINE(mms), default_firmware, get_system_memory(), true);
282 }
283
284 static void microvm_memory_init(MicrovmMachineState *mms)
285 {
286 MachineState *machine = MACHINE(mms);
287 X86MachineState *x86ms = X86_MACHINE(mms);
288 MemoryRegion *ram_below_4g, *ram_above_4g;
289 MemoryRegion *system_memory = get_system_memory();
290 FWCfgState *fw_cfg;
291 ram_addr_t lowmem = 0xc0000000; /* 3G */
292 int i;
293
294 if (machine->ram_size > lowmem) {
295 x86ms->above_4g_mem_size = machine->ram_size - lowmem;
296 x86ms->below_4g_mem_size = lowmem;
297 } else {
298 x86ms->above_4g_mem_size = 0;
299 x86ms->below_4g_mem_size = machine->ram_size;
300 }
301
302 ram_below_4g = g_malloc(sizeof(*ram_below_4g));
303 memory_region_init_alias(ram_below_4g, NULL, "ram-below-4g", machine->ram,
304 0, x86ms->below_4g_mem_size);
305 memory_region_add_subregion(system_memory, 0, ram_below_4g);
306
307 e820_add_entry(0, x86ms->below_4g_mem_size, E820_RAM);
308
309 if (x86ms->above_4g_mem_size > 0) {
310 ram_above_4g = g_malloc(sizeof(*ram_above_4g));
311 memory_region_init_alias(ram_above_4g, NULL, "ram-above-4g",
312 machine->ram,
313 x86ms->below_4g_mem_size,
314 x86ms->above_4g_mem_size);
315 memory_region_add_subregion(system_memory, 0x100000000ULL,
316 ram_above_4g);
317 e820_add_entry(0x100000000ULL, x86ms->above_4g_mem_size, E820_RAM);
318 }
319
320 fw_cfg = fw_cfg_init_io_dma(FW_CFG_IO_BASE, FW_CFG_IO_BASE + 4,
321 &address_space_memory);
322
323 fw_cfg_add_i16(fw_cfg, FW_CFG_NB_CPUS, machine->smp.cpus);
324 fw_cfg_add_i16(fw_cfg, FW_CFG_MAX_CPUS, machine->smp.max_cpus);
325 fw_cfg_add_i64(fw_cfg, FW_CFG_RAM_SIZE, (uint64_t)machine->ram_size);
326 fw_cfg_add_i32(fw_cfg, FW_CFG_IRQ0_OVERRIDE, 1);
327 fw_cfg_add_bytes(fw_cfg, FW_CFG_E820_TABLE,
328 &e820_reserve, sizeof(e820_reserve));
329 fw_cfg_add_file(fw_cfg, "etc/e820", e820_table,
330 sizeof(struct e820_entry) * e820_get_num_entries());
331
332 rom_set_fw(fw_cfg);
333
334 if (machine->kernel_filename != NULL) {
335 x86_load_linux(x86ms, fw_cfg, 0, true, true);
336 }
337
338 if (mms->option_roms) {
339 for (i = 0; i < nb_option_roms; i++) {
340 rom_add_option(option_rom[i].name, option_rom[i].bootindex);
341 }
342 }
343
344 x86ms->fw_cfg = fw_cfg;
345 x86ms->ioapic_as = &address_space_memory;
346 }
347
348 static gchar *microvm_get_mmio_cmdline(gchar *name, uint32_t virtio_irq_base)
349 {
350 gchar *cmdline;
351 gchar *separator;
352 long int index;
353 int ret;
354
355 separator = g_strrstr(name, ".");
356 if (!separator) {
357 return NULL;
358 }
359
360 if (qemu_strtol(separator + 1, NULL, 10, &index) != 0) {
361 return NULL;
362 }
363
364 cmdline = g_malloc0(VIRTIO_CMDLINE_MAXLEN);
365 ret = g_snprintf(cmdline, VIRTIO_CMDLINE_MAXLEN,
366 " virtio_mmio.device=512@0x%lx:%ld",
367 VIRTIO_MMIO_BASE + index * 512,
368 virtio_irq_base + index);
369 if (ret < 0 || ret >= VIRTIO_CMDLINE_MAXLEN) {
370 g_free(cmdline);
371 return NULL;
372 }
373
374 return cmdline;
375 }
376
377 static void microvm_fix_kernel_cmdline(MachineState *machine)
378 {
379 X86MachineState *x86ms = X86_MACHINE(machine);
380 MicrovmMachineState *mms = MICROVM_MACHINE(machine);
381 BusState *bus;
382 BusChild *kid;
383 char *cmdline;
384
385 /*
386 * Find MMIO transports with attached devices, and add them to the kernel
387 * command line.
388 *
389 * Yes, this is a hack, but one that heavily improves the UX without
390 * introducing any significant issues.
391 */
392 cmdline = g_strdup(machine->kernel_cmdline);
393 bus = sysbus_get_default();
394 QTAILQ_FOREACH(kid, &bus->children, sibling) {
395 DeviceState *dev = kid->child;
396 ObjectClass *class = object_get_class(OBJECT(dev));
397
398 if (class == object_class_by_name(TYPE_VIRTIO_MMIO)) {
399 VirtIOMMIOProxy *mmio = VIRTIO_MMIO(OBJECT(dev));
400 VirtioBusState *mmio_virtio_bus = &mmio->bus;
401 BusState *mmio_bus = &mmio_virtio_bus->parent_obj;
402
403 if (!QTAILQ_EMPTY(&mmio_bus->children)) {
404 gchar *mmio_cmdline = microvm_get_mmio_cmdline
405 (mmio_bus->name, mms->virtio_irq_base);
406 if (mmio_cmdline) {
407 char *newcmd = g_strjoin(NULL, cmdline, mmio_cmdline, NULL);
408 g_free(mmio_cmdline);
409 g_free(cmdline);
410 cmdline = newcmd;
411 }
412 }
413 }
414 }
415
416 fw_cfg_modify_i32(x86ms->fw_cfg, FW_CFG_CMDLINE_SIZE, strlen(cmdline) + 1);
417 fw_cfg_modify_string(x86ms->fw_cfg, FW_CFG_CMDLINE_DATA, cmdline);
418
419 g_free(cmdline);
420 }
421
422 static void microvm_device_pre_plug_cb(HotplugHandler *hotplug_dev,
423 DeviceState *dev, Error **errp)
424 {
425 X86CPU *cpu = X86_CPU(dev);
426
427 cpu->host_phys_bits = true; /* need reliable phys-bits */
428 x86_cpu_pre_plug(hotplug_dev, dev, errp);
429 }
430
431 static void microvm_device_plug_cb(HotplugHandler *hotplug_dev,
432 DeviceState *dev, Error **errp)
433 {
434 x86_cpu_plug(hotplug_dev, dev, errp);
435 }
436
437 static void microvm_device_unplug_request_cb(HotplugHandler *hotplug_dev,
438 DeviceState *dev, Error **errp)
439 {
440 error_setg(errp, "unplug not supported by microvm");
441 }
442
443 static void microvm_device_unplug_cb(HotplugHandler *hotplug_dev,
444 DeviceState *dev, Error **errp)
445 {
446 error_setg(errp, "unplug not supported by microvm");
447 }
448
449 static HotplugHandler *microvm_get_hotplug_handler(MachineState *machine,
450 DeviceState *dev)
451 {
452 if (object_dynamic_cast(OBJECT(dev), TYPE_CPU)) {
453 return HOTPLUG_HANDLER(machine);
454 }
455 return NULL;
456 }
457
458 static void microvm_machine_state_init(MachineState *machine)
459 {
460 MicrovmMachineState *mms = MICROVM_MACHINE(machine);
461 X86MachineState *x86ms = X86_MACHINE(machine);
462 Error *local_err = NULL;
463
464 microvm_memory_init(mms);
465
466 x86_cpus_init(x86ms, CPU_VERSION_LATEST);
467 if (local_err) {
468 error_report_err(local_err);
469 exit(1);
470 }
471
472 microvm_devices_init(mms);
473 }
474
475 static void microvm_machine_reset(MachineState *machine)
476 {
477 MicrovmMachineState *mms = MICROVM_MACHINE(machine);
478 CPUState *cs;
479 X86CPU *cpu;
480
481 if (!x86_machine_is_acpi_enabled(X86_MACHINE(machine)) &&
482 machine->kernel_filename != NULL &&
483 mms->auto_kernel_cmdline && !mms->kernel_cmdline_fixed) {
484 microvm_fix_kernel_cmdline(machine);
485 mms->kernel_cmdline_fixed = true;
486 }
487
488 qemu_devices_reset();
489
490 CPU_FOREACH(cs) {
491 cpu = X86_CPU(cs);
492
493 if (cpu->apic_state) {
494 device_legacy_reset(cpu->apic_state);
495 }
496 }
497 }
498
499 static void microvm_machine_get_pic(Object *obj, Visitor *v, const char *name,
500 void *opaque, Error **errp)
501 {
502 MicrovmMachineState *mms = MICROVM_MACHINE(obj);
503 OnOffAuto pic = mms->pic;
504
505 visit_type_OnOffAuto(v, name, &pic, errp);
506 }
507
508 static void microvm_machine_set_pic(Object *obj, Visitor *v, const char *name,
509 void *opaque, Error **errp)
510 {
511 MicrovmMachineState *mms = MICROVM_MACHINE(obj);
512
513 visit_type_OnOffAuto(v, name, &mms->pic, errp);
514 }
515
516 static void microvm_machine_get_pit(Object *obj, Visitor *v, const char *name,
517 void *opaque, Error **errp)
518 {
519 MicrovmMachineState *mms = MICROVM_MACHINE(obj);
520 OnOffAuto pit = mms->pit;
521
522 visit_type_OnOffAuto(v, name, &pit, errp);
523 }
524
525 static void microvm_machine_set_pit(Object *obj, Visitor *v, const char *name,
526 void *opaque, Error **errp)
527 {
528 MicrovmMachineState *mms = MICROVM_MACHINE(obj);
529
530 visit_type_OnOffAuto(v, name, &mms->pit, errp);
531 }
532
533 static void microvm_machine_get_rtc(Object *obj, Visitor *v, const char *name,
534 void *opaque, Error **errp)
535 {
536 MicrovmMachineState *mms = MICROVM_MACHINE(obj);
537 OnOffAuto rtc = mms->rtc;
538
539 visit_type_OnOffAuto(v, name, &rtc, errp);
540 }
541
542 static void microvm_machine_set_rtc(Object *obj, Visitor *v, const char *name,
543 void *opaque, Error **errp)
544 {
545 MicrovmMachineState *mms = MICROVM_MACHINE(obj);
546
547 visit_type_OnOffAuto(v, name, &mms->rtc, errp);
548 }
549
550 static void microvm_machine_get_pcie(Object *obj, Visitor *v, const char *name,
551 void *opaque, Error **errp)
552 {
553 MicrovmMachineState *mms = MICROVM_MACHINE(obj);
554 OnOffAuto pcie = mms->pcie;
555
556 visit_type_OnOffAuto(v, name, &pcie, errp);
557 }
558
559 static void microvm_machine_set_pcie(Object *obj, Visitor *v, const char *name,
560 void *opaque, Error **errp)
561 {
562 MicrovmMachineState *mms = MICROVM_MACHINE(obj);
563
564 visit_type_OnOffAuto(v, name, &mms->pcie, errp);
565 }
566
567 static void microvm_machine_get_ioapic2(Object *obj, Visitor *v, const char *name,
568 void *opaque, Error **errp)
569 {
570 MicrovmMachineState *mms = MICROVM_MACHINE(obj);
571 OnOffAuto ioapic2 = mms->ioapic2;
572
573 visit_type_OnOffAuto(v, name, &ioapic2, errp);
574 }
575
576 static void microvm_machine_set_ioapic2(Object *obj, Visitor *v, const char *name,
577 void *opaque, Error **errp)
578 {
579 MicrovmMachineState *mms = MICROVM_MACHINE(obj);
580
581 visit_type_OnOffAuto(v, name, &mms->ioapic2, errp);
582 }
583
584 static bool microvm_machine_get_isa_serial(Object *obj, Error **errp)
585 {
586 MicrovmMachineState *mms = MICROVM_MACHINE(obj);
587
588 return mms->isa_serial;
589 }
590
591 static void microvm_machine_set_isa_serial(Object *obj, bool value,
592 Error **errp)
593 {
594 MicrovmMachineState *mms = MICROVM_MACHINE(obj);
595
596 mms->isa_serial = value;
597 }
598
599 static bool microvm_machine_get_option_roms(Object *obj, Error **errp)
600 {
601 MicrovmMachineState *mms = MICROVM_MACHINE(obj);
602
603 return mms->option_roms;
604 }
605
606 static void microvm_machine_set_option_roms(Object *obj, bool value,
607 Error **errp)
608 {
609 MicrovmMachineState *mms = MICROVM_MACHINE(obj);
610
611 mms->option_roms = value;
612 }
613
614 static bool microvm_machine_get_auto_kernel_cmdline(Object *obj, Error **errp)
615 {
616 MicrovmMachineState *mms = MICROVM_MACHINE(obj);
617
618 return mms->auto_kernel_cmdline;
619 }
620
621 static void microvm_machine_set_auto_kernel_cmdline(Object *obj, bool value,
622 Error **errp)
623 {
624 MicrovmMachineState *mms = MICROVM_MACHINE(obj);
625
626 mms->auto_kernel_cmdline = value;
627 }
628
629 static void microvm_machine_done(Notifier *notifier, void *data)
630 {
631 MicrovmMachineState *mms = container_of(notifier, MicrovmMachineState,
632 machine_done);
633
634 acpi_setup_microvm(mms);
635 }
636
637 static void microvm_powerdown_req(Notifier *notifier, void *data)
638 {
639 MicrovmMachineState *mms = container_of(notifier, MicrovmMachineState,
640 powerdown_req);
641 X86MachineState *x86ms = X86_MACHINE(mms);
642
643 if (x86ms->acpi_dev) {
644 Object *obj = OBJECT(x86ms->acpi_dev);
645 AcpiDeviceIfClass *adevc = ACPI_DEVICE_IF_GET_CLASS(obj);
646 adevc->send_event(ACPI_DEVICE_IF(x86ms->acpi_dev),
647 ACPI_POWER_DOWN_STATUS);
648 }
649 }
650
651 static char *microvm_machine_get_oem_id(Object *obj, Error **errp)
652 {
653 MicrovmMachineState *mms = MICROVM_MACHINE(obj);
654
655 return g_strdup(mms->oem_id);
656 }
657
658 static void microvm_machine_set_oem_id(Object *obj, const char *value,
659 Error **errp)
660 {
661 MicrovmMachineState *mms = MICROVM_MACHINE(obj);
662 size_t len = strlen(value);
663
664 if (len > 6) {
665 error_setg(errp,
666 "User specified "MICROVM_MACHINE_OEM_ID" value is bigger than "
667 "6 bytes in size");
668 return;
669 }
670
671 strncpy(mms->oem_id, value, 6);
672 }
673
674 static char *microvm_machine_get_oem_table_id(Object *obj, Error **errp)
675 {
676 MicrovmMachineState *mms = MICROVM_MACHINE(obj);
677
678 return g_strdup(mms->oem_table_id);
679 }
680
681 static void microvm_machine_set_oem_table_id(Object *obj, const char *value,
682 Error **errp)
683 {
684 MicrovmMachineState *mms = MICROVM_MACHINE(obj);
685 size_t len = strlen(value);
686
687 if (len > 8) {
688 error_setg(errp,
689 "User specified "MICROVM_MACHINE_OEM_TABLE_ID" value is bigger than "
690 "8 bytes in size");
691 return;
692 }
693 strncpy(mms->oem_table_id, value, 8);
694 }
695
696 static void microvm_machine_initfn(Object *obj)
697 {
698 MicrovmMachineState *mms = MICROVM_MACHINE(obj);
699
700 /* Configuration */
701 mms->pic = ON_OFF_AUTO_AUTO;
702 mms->pit = ON_OFF_AUTO_AUTO;
703 mms->rtc = ON_OFF_AUTO_AUTO;
704 mms->pcie = ON_OFF_AUTO_AUTO;
705 mms->ioapic2 = ON_OFF_AUTO_AUTO;
706 mms->isa_serial = true;
707 mms->option_roms = true;
708 mms->auto_kernel_cmdline = true;
709
710 /* State */
711 mms->kernel_cmdline_fixed = false;
712
713 mms->machine_done.notify = microvm_machine_done;
714 qemu_add_machine_init_done_notifier(&mms->machine_done);
715 mms->powerdown_req.notify = microvm_powerdown_req;
716 qemu_register_powerdown_notifier(&mms->powerdown_req);
717
718 mms->oem_id = g_strndup(ACPI_BUILD_APPNAME6, 6);
719 mms->oem_table_id = g_strndup(ACPI_BUILD_APPNAME8, 8);
720 }
721
722 static void microvm_class_init(ObjectClass *oc, void *data)
723 {
724 MachineClass *mc = MACHINE_CLASS(oc);
725 HotplugHandlerClass *hc = HOTPLUG_HANDLER_CLASS(oc);
726
727 mc->init = microvm_machine_state_init;
728
729 mc->family = "microvm_i386";
730 mc->desc = "microvm (i386)";
731 mc->units_per_default_bus = 1;
732 mc->no_floppy = 1;
733 mc->max_cpus = 288;
734 mc->has_hotpluggable_cpus = false;
735 mc->auto_enable_numa_with_memhp = false;
736 mc->auto_enable_numa_with_memdev = false;
737 mc->default_cpu_type = TARGET_DEFAULT_CPU_TYPE;
738 mc->nvdimm_supported = false;
739 mc->default_ram_id = "microvm.ram";
740
741 /* Avoid relying too much on kernel components */
742 mc->default_kernel_irqchip_split = true;
743
744 /* Machine class handlers */
745 mc->reset = microvm_machine_reset;
746
747 /* hotplug (for cpu coldplug) */
748 mc->get_hotplug_handler = microvm_get_hotplug_handler;
749 hc->pre_plug = microvm_device_pre_plug_cb;
750 hc->plug = microvm_device_plug_cb;
751 hc->unplug_request = microvm_device_unplug_request_cb;
752 hc->unplug = microvm_device_unplug_cb;
753
754 object_class_property_add(oc, MICROVM_MACHINE_PIC, "OnOffAuto",
755 microvm_machine_get_pic,
756 microvm_machine_set_pic,
757 NULL, NULL);
758 object_class_property_set_description(oc, MICROVM_MACHINE_PIC,
759 "Enable i8259 PIC");
760
761 object_class_property_add(oc, MICROVM_MACHINE_PIT, "OnOffAuto",
762 microvm_machine_get_pit,
763 microvm_machine_set_pit,
764 NULL, NULL);
765 object_class_property_set_description(oc, MICROVM_MACHINE_PIT,
766 "Enable i8254 PIT");
767
768 object_class_property_add(oc, MICROVM_MACHINE_RTC, "OnOffAuto",
769 microvm_machine_get_rtc,
770 microvm_machine_set_rtc,
771 NULL, NULL);
772 object_class_property_set_description(oc, MICROVM_MACHINE_RTC,
773 "Enable MC146818 RTC");
774
775 object_class_property_add(oc, MICROVM_MACHINE_PCIE, "OnOffAuto",
776 microvm_machine_get_pcie,
777 microvm_machine_set_pcie,
778 NULL, NULL);
779 object_class_property_set_description(oc, MICROVM_MACHINE_PCIE,
780 "Enable PCIe");
781
782 object_class_property_add(oc, MICROVM_MACHINE_IOAPIC2, "OnOffAuto",
783 microvm_machine_get_ioapic2,
784 microvm_machine_set_ioapic2,
785 NULL, NULL);
786 object_class_property_set_description(oc, MICROVM_MACHINE_IOAPIC2,
787 "Enable second IO-APIC");
788
789 object_class_property_add_bool(oc, MICROVM_MACHINE_ISA_SERIAL,
790 microvm_machine_get_isa_serial,
791 microvm_machine_set_isa_serial);
792 object_class_property_set_description(oc, MICROVM_MACHINE_ISA_SERIAL,
793 "Set off to disable the instantiation an ISA serial port");
794
795 object_class_property_add_bool(oc, MICROVM_MACHINE_OPTION_ROMS,
796 microvm_machine_get_option_roms,
797 microvm_machine_set_option_roms);
798 object_class_property_set_description(oc, MICROVM_MACHINE_OPTION_ROMS,
799 "Set off to disable loading option ROMs");
800
801 object_class_property_add_bool(oc, MICROVM_MACHINE_AUTO_KERNEL_CMDLINE,
802 microvm_machine_get_auto_kernel_cmdline,
803 microvm_machine_set_auto_kernel_cmdline);
804 object_class_property_set_description(oc,
805 MICROVM_MACHINE_AUTO_KERNEL_CMDLINE,
806 "Set off to disable adding virtio-mmio devices to the kernel cmdline");
807
808 object_class_property_add_str(oc, MICROVM_MACHINE_OEM_ID,
809 microvm_machine_get_oem_id,
810 microvm_machine_set_oem_id);
811 object_class_property_set_description(oc, MICROVM_MACHINE_OEM_ID,
812 "Override the default value of field OEMID "
813 "in ACPI table header."
814 "The string may be up to 6 bytes in size");
815
816
817 object_class_property_add_str(oc, MICROVM_MACHINE_OEM_TABLE_ID,
818 microvm_machine_get_oem_table_id,
819 microvm_machine_set_oem_table_id);
820 object_class_property_set_description(oc, MICROVM_MACHINE_OEM_TABLE_ID,
821 "Override the default value of field OEM Table ID "
822 "in ACPI table header."
823 "The string may be up to 8 bytes in size");
824
825
826 machine_class_allow_dynamic_sysbus_dev(mc, TYPE_RAMFB_DEVICE);
827 }
828
829 static const TypeInfo microvm_machine_info = {
830 .name = TYPE_MICROVM_MACHINE,
831 .parent = TYPE_X86_MACHINE,
832 .instance_size = sizeof(MicrovmMachineState),
833 .instance_init = microvm_machine_initfn,
834 .class_size = sizeof(MicrovmMachineClass),
835 .class_init = microvm_class_init,
836 .interfaces = (InterfaceInfo[]) {
837 { TYPE_HOTPLUG_HANDLER },
838 { }
839 },
840 };
841
842 static void microvm_machine_init(void)
843 {
844 type_register_static(&microvm_machine_info);
845 }
846 type_init(microvm_machine_init);
AR7 emulation for QEMU