target/riscv: Only unify 'riscv32/64' -> 'riscv' for host cpu in meson
[qemu/ar7.git] / VERSION
blob6f6578c5fa05bf4d93928248d4b728fc7f487c5f
1 8.0.50