2 * QEMU PC System Emulator
4 * Copyright (c) 2003-2004 Fabrice Bellard
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
25 #include "hw/i386/pc.h"
26 #include "hw/char/serial.h"
27 #include "hw/i386/apic.h"
28 #include "hw/block/fdc.h"
30 #include "hw/pci/pci.h"
31 #include "monitor/monitor.h"
32 #include "hw/nvram/fw_cfg.h"
33 #include "hw/timer/hpet.h"
34 #include "hw/i386/smbios.h"
35 #include "hw/loader.h"
37 #include "multiboot.h"
38 #include "hw/timer/mc146818rtc.h"
39 #include "hw/timer/i8254.h"
40 #include "hw/audio/pcspk.h"
41 #include "hw/pci/msi.h"
42 #include "hw/sysbus.h"
43 #include "sysemu/sysemu.h"
44 #include "sysemu/kvm.h"
46 #include "hw/xen/xen.h"
47 #include "sysemu/blockdev.h"
48 #include "hw/block/block.h"
49 #include "ui/qemu-spice.h"
50 #include "exec/memory.h"
51 #include "exec/address-spaces.h"
52 #include "sysemu/arch_init.h"
53 #include "qemu/bitmap.h"
54 #include "qemu/config-file.h"
55 #include "hw/acpi/acpi.h"
56 #include "hw/acpi/cpu_hotplug.h"
57 #include "hw/cpu/icc_bus.h"
58 #include "hw/boards.h"
59 #include "hw/pci/pci_host.h"
60 #include "acpi-build.h"
61 #include "hw/mem/pc-dimm.h"
63 #include "qapi/visitor.h"
65 /* debug PC/ISA interrupts */
69 #define DPRINTF(fmt, ...) \
70 do { printf("CPUIRQ: " fmt , ## __VA_ARGS__); } while (0)
72 #define DPRINTF(fmt, ...)
75 /* Leave a chunk of memory at the top of RAM for the BIOS ACPI tables. */
76 #define ACPI_DATA_SIZE 0x10000
77 #define BIOS_CFG_IOPORT 0x510
78 #define FW_CFG_ACPI_TABLES (FW_CFG_ARCH_LOCAL + 0)
79 #define FW_CFG_SMBIOS_ENTRIES (FW_CFG_ARCH_LOCAL + 1)
80 #define FW_CFG_IRQ0_OVERRIDE (FW_CFG_ARCH_LOCAL + 2)
81 #define FW_CFG_E820_TABLE (FW_CFG_ARCH_LOCAL + 3)
82 #define FW_CFG_HPET (FW_CFG_ARCH_LOCAL + 4)
84 #define E820_NR_ENTRIES 16
90 } QEMU_PACKED
__attribute((__aligned__(4)));
94 struct e820_entry entry
[E820_NR_ENTRIES
];
95 } QEMU_PACKED
__attribute((__aligned__(4)));
97 static struct e820_table e820_reserve
;
98 static struct e820_entry
*e820_table
;
99 static unsigned e820_entries
;
100 struct hpet_fw_config hpet_cfg
= {.count
= UINT8_MAX
};
102 void gsi_handler(void *opaque
, int n
, int level
)
104 GSIState
*s
= opaque
;
106 DPRINTF("pc: %s GSI %d\n", level
? "raising" : "lowering", n
);
107 if (n
< ISA_NUM_IRQS
) {
108 qemu_set_irq(s
->i8259_irq
[n
], level
);
110 qemu_set_irq(s
->ioapic_irq
[n
], level
);
113 static void ioport80_write(void *opaque
, hwaddr addr
, uint64_t data
,
118 static uint64_t ioport80_read(void *opaque
, hwaddr addr
, unsigned size
)
120 return 0xffffffffffffffffULL
;
123 /* MSDOS compatibility mode FPU exception support */
124 static qemu_irq ferr_irq
;
126 void pc_register_ferr_irq(qemu_irq irq
)
131 /* XXX: add IGNNE support */
132 void cpu_set_ferr(CPUX86State
*s
)
134 qemu_irq_raise(ferr_irq
);
137 static void ioportF0_write(void *opaque
, hwaddr addr
, uint64_t data
,
140 qemu_irq_lower(ferr_irq
);
143 static uint64_t ioportF0_read(void *opaque
, hwaddr addr
, unsigned size
)
145 return 0xffffffffffffffffULL
;
149 uint64_t cpu_get_tsc(CPUX86State
*env
)
151 return cpu_get_ticks();
156 static cpu_set_smm_t smm_set
;
157 static void *smm_arg
;
159 void cpu_smm_register(cpu_set_smm_t callback
, void *arg
)
161 assert(smm_set
== NULL
);
162 assert(smm_arg
== NULL
);
167 void cpu_smm_update(CPUX86State
*env
)
169 if (smm_set
&& smm_arg
&& CPU(x86_env_get_cpu(env
)) == first_cpu
) {
170 smm_set(!!(env
->hflags
& HF_SMM_MASK
), smm_arg
);
176 int cpu_get_pic_interrupt(CPUX86State
*env
)
178 X86CPU
*cpu
= x86_env_get_cpu(env
);
181 intno
= apic_get_interrupt(cpu
->apic_state
);
185 /* read the irq from the PIC */
186 if (!apic_accept_pic_intr(cpu
->apic_state
)) {
190 intno
= pic_read_irq(isa_pic
);
194 static void pic_irq_request(void *opaque
, int irq
, int level
)
196 CPUState
*cs
= first_cpu
;
197 X86CPU
*cpu
= X86_CPU(cs
);
199 DPRINTF("pic_irqs: %s irq %d\n", level
? "raise" : "lower", irq
);
200 if (cpu
->apic_state
) {
203 if (apic_accept_pic_intr(cpu
->apic_state
)) {
204 apic_deliver_pic_intr(cpu
->apic_state
, level
);
209 cpu_interrupt(cs
, CPU_INTERRUPT_HARD
);
211 cpu_reset_interrupt(cs
, CPU_INTERRUPT_HARD
);
216 /* PC cmos mappings */
218 #define REG_EQUIPMENT_BYTE 0x14
220 static int cmos_get_fd_drive_type(FDriveType fd0
)
226 /* 1.44 Mb 3"5 drive */
230 /* 2.88 Mb 3"5 drive */
234 /* 1.2 Mb 5"5 drive */
237 case FDRIVE_DRV_NONE
:
245 static void cmos_init_hd(ISADevice
*s
, int type_ofs
, int info_ofs
,
246 int16_t cylinders
, int8_t heads
, int8_t sectors
)
248 rtc_set_memory(s
, type_ofs
, 47);
249 rtc_set_memory(s
, info_ofs
, cylinders
);
250 rtc_set_memory(s
, info_ofs
+ 1, cylinders
>> 8);
251 rtc_set_memory(s
, info_ofs
+ 2, heads
);
252 rtc_set_memory(s
, info_ofs
+ 3, 0xff);
253 rtc_set_memory(s
, info_ofs
+ 4, 0xff);
254 rtc_set_memory(s
, info_ofs
+ 5, 0xc0 | ((heads
> 8) << 3));
255 rtc_set_memory(s
, info_ofs
+ 6, cylinders
);
256 rtc_set_memory(s
, info_ofs
+ 7, cylinders
>> 8);
257 rtc_set_memory(s
, info_ofs
+ 8, sectors
);
260 /* convert boot_device letter to something recognizable by the bios */
261 static int boot_device2nibble(char boot_device
)
263 switch(boot_device
) {
266 return 0x01; /* floppy boot */
268 return 0x02; /* hard drive boot */
270 return 0x03; /* CD-ROM boot */
272 return 0x04; /* Network boot */
277 static int set_boot_dev(ISADevice
*s
, const char *boot_device
)
279 #define PC_MAX_BOOT_DEVICES 3
280 int nbds
, bds
[3] = { 0, };
283 nbds
= strlen(boot_device
);
284 if (nbds
> PC_MAX_BOOT_DEVICES
) {
285 error_report("Too many boot devices for PC");
288 for (i
= 0; i
< nbds
; i
++) {
289 bds
[i
] = boot_device2nibble(boot_device
[i
]);
291 error_report("Invalid boot device for PC: '%c'",
296 rtc_set_memory(s
, 0x3d, (bds
[1] << 4) | bds
[0]);
297 rtc_set_memory(s
, 0x38, (bds
[2] << 4) | (fd_bootchk
? 0x0 : 0x1));
301 static int pc_boot_set(void *opaque
, const char *boot_device
)
303 return set_boot_dev(opaque
, boot_device
);
306 typedef struct pc_cmos_init_late_arg
{
307 ISADevice
*rtc_state
;
309 } pc_cmos_init_late_arg
;
311 static void pc_cmos_init_late(void *opaque
)
313 pc_cmos_init_late_arg
*arg
= opaque
;
314 ISADevice
*s
= arg
->rtc_state
;
316 int8_t heads
, sectors
;
321 if (ide_get_geometry(arg
->idebus
[0], 0,
322 &cylinders
, &heads
, §ors
) >= 0) {
323 cmos_init_hd(s
, 0x19, 0x1b, cylinders
, heads
, sectors
);
326 if (ide_get_geometry(arg
->idebus
[0], 1,
327 &cylinders
, &heads
, §ors
) >= 0) {
328 cmos_init_hd(s
, 0x1a, 0x24, cylinders
, heads
, sectors
);
331 rtc_set_memory(s
, 0x12, val
);
334 for (i
= 0; i
< 4; i
++) {
335 /* NOTE: ide_get_geometry() returns the physical
336 geometry. It is always such that: 1 <= sects <= 63, 1
337 <= heads <= 16, 1 <= cylinders <= 16383. The BIOS
338 geometry can be different if a translation is done. */
339 if (ide_get_geometry(arg
->idebus
[i
/ 2], i
% 2,
340 &cylinders
, &heads
, §ors
) >= 0) {
341 trans
= ide_get_bios_chs_trans(arg
->idebus
[i
/ 2], i
% 2) - 1;
342 assert((trans
& ~3) == 0);
343 val
|= trans
<< (i
* 2);
346 rtc_set_memory(s
, 0x39, val
);
348 qemu_unregister_reset(pc_cmos_init_late
, opaque
);
351 typedef struct RTCCPUHotplugArg
{
352 Notifier cpu_added_notifier
;
353 ISADevice
*rtc_state
;
356 static void rtc_notify_cpu_added(Notifier
*notifier
, void *data
)
358 RTCCPUHotplugArg
*arg
= container_of(notifier
, RTCCPUHotplugArg
,
360 ISADevice
*s
= arg
->rtc_state
;
362 /* increment the number of CPUs */
363 rtc_set_memory(s
, 0x5f, rtc_get_memory(s
, 0x5f) + 1);
366 void pc_cmos_init(ram_addr_t ram_size
, ram_addr_t above_4g_mem_size
,
367 const char *boot_device
,
368 ISADevice
*floppy
, BusState
*idebus0
, BusState
*idebus1
,
372 FDriveType fd_type
[2] = { FDRIVE_DRV_NONE
, FDRIVE_DRV_NONE
};
373 static pc_cmos_init_late_arg arg
;
374 static RTCCPUHotplugArg cpu_hotplug_cb
;
376 /* various important CMOS locations needed by PC/Bochs bios */
379 /* base memory (first MiB) */
380 val
= MIN(ram_size
/ 1024, 640);
381 rtc_set_memory(s
, 0x15, val
);
382 rtc_set_memory(s
, 0x16, val
>> 8);
383 /* extended memory (next 64MiB) */
384 if (ram_size
> 1024 * 1024) {
385 val
= (ram_size
- 1024 * 1024) / 1024;
391 rtc_set_memory(s
, 0x17, val
);
392 rtc_set_memory(s
, 0x18, val
>> 8);
393 rtc_set_memory(s
, 0x30, val
);
394 rtc_set_memory(s
, 0x31, val
>> 8);
395 /* memory between 16MiB and 4GiB */
396 if (ram_size
> 16 * 1024 * 1024) {
397 val
= (ram_size
- 16 * 1024 * 1024) / 65536;
403 rtc_set_memory(s
, 0x34, val
);
404 rtc_set_memory(s
, 0x35, val
>> 8);
405 /* memory above 4GiB */
406 val
= above_4g_mem_size
/ 65536;
407 rtc_set_memory(s
, 0x5b, val
);
408 rtc_set_memory(s
, 0x5c, val
>> 8);
409 rtc_set_memory(s
, 0x5d, val
>> 16);
411 /* set the number of CPU */
412 rtc_set_memory(s
, 0x5f, smp_cpus
- 1);
413 /* init CPU hotplug notifier */
414 cpu_hotplug_cb
.rtc_state
= s
;
415 cpu_hotplug_cb
.cpu_added_notifier
.notify
= rtc_notify_cpu_added
;
416 qemu_register_cpu_added_notifier(&cpu_hotplug_cb
.cpu_added_notifier
);
418 if (set_boot_dev(s
, boot_device
)) {
424 for (i
= 0; i
< 2; i
++) {
425 fd_type
[i
] = isa_fdc_get_drive_type(floppy
, i
);
428 val
= (cmos_get_fd_drive_type(fd_type
[0]) << 4) |
429 cmos_get_fd_drive_type(fd_type
[1]);
430 rtc_set_memory(s
, 0x10, val
);
434 if (fd_type
[0] < FDRIVE_DRV_NONE
) {
437 if (fd_type
[1] < FDRIVE_DRV_NONE
) {
444 val
|= 0x01; /* 1 drive, ready for boot */
447 val
|= 0x41; /* 2 drives, ready for boot */
450 val
|= 0x02; /* FPU is there */
451 val
|= 0x04; /* PS/2 mouse installed */
452 rtc_set_memory(s
, REG_EQUIPMENT_BYTE
, val
);
456 arg
.idebus
[0] = idebus0
;
457 arg
.idebus
[1] = idebus1
;
458 qemu_register_reset(pc_cmos_init_late
, &arg
);
461 #define TYPE_PORT92 "port92"
462 #define PORT92(obj) OBJECT_CHECK(Port92State, (obj), TYPE_PORT92)
464 /* port 92 stuff: could be split off */
465 typedef struct Port92State
{
466 ISADevice parent_obj
;
473 static void port92_write(void *opaque
, hwaddr addr
, uint64_t val
,
476 Port92State
*s
= opaque
;
477 int oldval
= s
->outport
;
479 DPRINTF("port92: write 0x%02x\n", val
);
481 qemu_set_irq(*s
->a20_out
, (val
>> 1) & 1);
482 if ((val
& 1) && !(oldval
& 1)) {
483 qemu_system_reset_request();
487 static uint64_t port92_read(void *opaque
, hwaddr addr
,
490 Port92State
*s
= opaque
;
494 DPRINTF("port92: read 0x%02x\n", ret
);
498 static void port92_init(ISADevice
*dev
, qemu_irq
*a20_out
)
500 Port92State
*s
= PORT92(dev
);
502 s
->a20_out
= a20_out
;
505 static const VMStateDescription vmstate_port92_isa
= {
508 .minimum_version_id
= 1,
509 .fields
= (VMStateField
[]) {
510 VMSTATE_UINT8(outport
, Port92State
),
511 VMSTATE_END_OF_LIST()
515 static void port92_reset(DeviceState
*d
)
517 Port92State
*s
= PORT92(d
);
522 static const MemoryRegionOps port92_ops
= {
524 .write
= port92_write
,
526 .min_access_size
= 1,
527 .max_access_size
= 1,
529 .endianness
= DEVICE_LITTLE_ENDIAN
,
532 static void port92_initfn(Object
*obj
)
534 Port92State
*s
= PORT92(obj
);
536 memory_region_init_io(&s
->io
, OBJECT(s
), &port92_ops
, s
, "port92", 1);
541 static void port92_realizefn(DeviceState
*dev
, Error
**errp
)
543 ISADevice
*isadev
= ISA_DEVICE(dev
);
544 Port92State
*s
= PORT92(dev
);
546 isa_register_ioport(isadev
, &s
->io
, 0x92);
549 static void port92_class_initfn(ObjectClass
*klass
, void *data
)
551 DeviceClass
*dc
= DEVICE_CLASS(klass
);
553 dc
->realize
= port92_realizefn
;
554 dc
->reset
= port92_reset
;
555 dc
->vmsd
= &vmstate_port92_isa
;
557 * Reason: unlike ordinary ISA devices, this one needs additional
558 * wiring: its A20 output line needs to be wired up by
561 dc
->cannot_instantiate_with_device_add_yet
= true;
564 static const TypeInfo port92_info
= {
566 .parent
= TYPE_ISA_DEVICE
,
567 .instance_size
= sizeof(Port92State
),
568 .instance_init
= port92_initfn
,
569 .class_init
= port92_class_initfn
,
572 static void port92_register_types(void)
574 type_register_static(&port92_info
);
577 type_init(port92_register_types
)
579 static void handle_a20_line_change(void *opaque
, int irq
, int level
)
581 X86CPU
*cpu
= opaque
;
583 /* XXX: send to all CPUs ? */
584 /* XXX: add logic to handle multiple A20 line sources */
585 x86_cpu_set_a20(cpu
, level
);
588 int e820_add_entry(uint64_t address
, uint64_t length
, uint32_t type
)
590 int index
= le32_to_cpu(e820_reserve
.count
);
591 struct e820_entry
*entry
;
593 if (type
!= E820_RAM
) {
594 /* old FW_CFG_E820_TABLE entry -- reservations only */
595 if (index
>= E820_NR_ENTRIES
) {
598 entry
= &e820_reserve
.entry
[index
++];
600 entry
->address
= cpu_to_le64(address
);
601 entry
->length
= cpu_to_le64(length
);
602 entry
->type
= cpu_to_le32(type
);
604 e820_reserve
.count
= cpu_to_le32(index
);
607 /* new "etc/e820" file -- include ram too */
608 e820_table
= g_realloc(e820_table
,
609 sizeof(struct e820_entry
) * (e820_entries
+1));
610 e820_table
[e820_entries
].address
= cpu_to_le64(address
);
611 e820_table
[e820_entries
].length
= cpu_to_le64(length
);
612 e820_table
[e820_entries
].type
= cpu_to_le32(type
);
618 int e820_get_num_entries(void)
623 bool e820_get_entry(int idx
, uint32_t type
, uint64_t *address
, uint64_t *length
)
625 if (idx
< e820_entries
&& e820_table
[idx
].type
== cpu_to_le32(type
)) {
626 *address
= le64_to_cpu(e820_table
[idx
].address
);
627 *length
= le64_to_cpu(e820_table
[idx
].length
);
633 /* Calculates the limit to CPU APIC ID values
635 * This function returns the limit for the APIC ID value, so that all
636 * CPU APIC IDs are < pc_apic_id_limit().
638 * This is used for FW_CFG_MAX_CPUS. See comments on bochs_bios_init().
640 static unsigned int pc_apic_id_limit(unsigned int max_cpus
)
642 return x86_cpu_apic_id_from_index(max_cpus
- 1) + 1;
645 static FWCfgState
*bochs_bios_init(void)
648 uint8_t *smbios_tables
, *smbios_anchor
;
649 size_t smbios_tables_len
, smbios_anchor_len
;
650 uint64_t *numa_fw_cfg
;
652 unsigned int apic_id_limit
= pc_apic_id_limit(max_cpus
);
654 fw_cfg
= fw_cfg_init(BIOS_CFG_IOPORT
, BIOS_CFG_IOPORT
+ 1, 0, 0);
655 /* FW_CFG_MAX_CPUS is a bit confusing/problematic on x86:
657 * SeaBIOS needs FW_CFG_MAX_CPUS for CPU hotplug, but the CPU hotplug
658 * QEMU<->SeaBIOS interface is not based on the "CPU index", but on the APIC
659 * ID of hotplugged CPUs[1]. This means that FW_CFG_MAX_CPUS is not the
660 * "maximum number of CPUs", but the "limit to the APIC ID values SeaBIOS
663 * So, this means we must not use max_cpus, here, but the maximum possible
664 * APIC ID value, plus one.
666 * [1] The only kind of "CPU identifier" used between SeaBIOS and QEMU is
667 * the APIC ID, not the "CPU index"
669 fw_cfg_add_i16(fw_cfg
, FW_CFG_MAX_CPUS
, (uint16_t)apic_id_limit
);
670 fw_cfg_add_i32(fw_cfg
, FW_CFG_ID
, 1);
671 fw_cfg_add_i64(fw_cfg
, FW_CFG_RAM_SIZE
, (uint64_t)ram_size
);
672 fw_cfg_add_bytes(fw_cfg
, FW_CFG_ACPI_TABLES
,
673 acpi_tables
, acpi_tables_len
);
674 fw_cfg_add_i32(fw_cfg
, FW_CFG_IRQ0_OVERRIDE
, kvm_allows_irq0_override());
676 smbios_tables
= smbios_get_table_legacy(&smbios_tables_len
);
678 fw_cfg_add_bytes(fw_cfg
, FW_CFG_SMBIOS_ENTRIES
,
679 smbios_tables
, smbios_tables_len
);
682 smbios_get_tables(&smbios_tables
, &smbios_tables_len
,
683 &smbios_anchor
, &smbios_anchor_len
);
685 fw_cfg_add_file(fw_cfg
, "etc/smbios/smbios-tables",
686 smbios_tables
, smbios_tables_len
);
687 fw_cfg_add_file(fw_cfg
, "etc/smbios/smbios-anchor",
688 smbios_anchor
, smbios_anchor_len
);
691 fw_cfg_add_bytes(fw_cfg
, FW_CFG_E820_TABLE
,
692 &e820_reserve
, sizeof(e820_reserve
));
693 fw_cfg_add_file(fw_cfg
, "etc/e820", e820_table
,
694 sizeof(struct e820_entry
) * e820_entries
);
696 fw_cfg_add_bytes(fw_cfg
, FW_CFG_HPET
, &hpet_cfg
, sizeof(hpet_cfg
));
697 /* allocate memory for the NUMA channel: one (64bit) word for the number
698 * of nodes, one word for each VCPU->node and one word for each node to
699 * hold the amount of memory.
701 numa_fw_cfg
= g_new0(uint64_t, 1 + apic_id_limit
+ nb_numa_nodes
);
702 numa_fw_cfg
[0] = cpu_to_le64(nb_numa_nodes
);
703 for (i
= 0; i
< max_cpus
; i
++) {
704 unsigned int apic_id
= x86_cpu_apic_id_from_index(i
);
705 assert(apic_id
< apic_id_limit
);
706 for (j
= 0; j
< nb_numa_nodes
; j
++) {
707 if (test_bit(i
, numa_info
[j
].node_cpu
)) {
708 numa_fw_cfg
[apic_id
+ 1] = cpu_to_le64(j
);
713 for (i
= 0; i
< nb_numa_nodes
; i
++) {
714 numa_fw_cfg
[apic_id_limit
+ 1 + i
] = cpu_to_le64(numa_info
[i
].node_mem
);
716 fw_cfg_add_bytes(fw_cfg
, FW_CFG_NUMA
, numa_fw_cfg
,
717 (1 + apic_id_limit
+ nb_numa_nodes
) *
718 sizeof(*numa_fw_cfg
));
723 static long get_file_size(FILE *f
)
727 /* XXX: on Unix systems, using fstat() probably makes more sense */
730 fseek(f
, 0, SEEK_END
);
732 fseek(f
, where
, SEEK_SET
);
737 static void load_linux(FWCfgState
*fw_cfg
,
738 const char *kernel_filename
,
739 const char *initrd_filename
,
740 const char *kernel_cmdline
,
744 int setup_size
, kernel_size
, initrd_size
= 0, cmdline_size
;
746 uint8_t header
[8192], *setup
, *kernel
, *initrd_data
;
747 hwaddr real_addr
, prot_addr
, cmdline_addr
, initrd_addr
= 0;
751 /* Align to 16 bytes as a paranoia measure */
752 cmdline_size
= (strlen(kernel_cmdline
)+16) & ~15;
754 /* load the kernel header */
755 f
= fopen(kernel_filename
, "rb");
756 if (!f
|| !(kernel_size
= get_file_size(f
)) ||
757 fread(header
, 1, MIN(ARRAY_SIZE(header
), kernel_size
), f
) !=
758 MIN(ARRAY_SIZE(header
), kernel_size
)) {
759 fprintf(stderr
, "qemu: could not load kernel '%s': %s\n",
760 kernel_filename
, strerror(errno
));
764 /* kernel protocol version */
766 fprintf(stderr
, "header magic: %#x\n", ldl_p(header
+0x202));
768 if (ldl_p(header
+0x202) == 0x53726448) {
769 protocol
= lduw_p(header
+0x206);
771 /* This looks like a multiboot kernel. If it is, let's stop
772 treating it like a Linux kernel. */
773 if (load_multiboot(fw_cfg
, f
, kernel_filename
, initrd_filename
,
774 kernel_cmdline
, kernel_size
, header
)) {
780 if (protocol
< 0x200 || !(header
[0x211] & 0x01)) {
783 cmdline_addr
= 0x9a000 - cmdline_size
;
785 } else if (protocol
< 0x202) {
786 /* High but ancient kernel */
788 cmdline_addr
= 0x9a000 - cmdline_size
;
789 prot_addr
= 0x100000;
791 /* High and recent kernel */
793 cmdline_addr
= 0x20000;
794 prot_addr
= 0x100000;
799 "qemu: real_addr = 0x" TARGET_FMT_plx
"\n"
800 "qemu: cmdline_addr = 0x" TARGET_FMT_plx
"\n"
801 "qemu: prot_addr = 0x" TARGET_FMT_plx
"\n",
807 /* highest address for loading the initrd */
808 if (protocol
>= 0x203) {
809 initrd_max
= ldl_p(header
+0x22c);
811 initrd_max
= 0x37ffffff;
814 if (initrd_max
>= max_ram_size
-ACPI_DATA_SIZE
)
815 initrd_max
= max_ram_size
-ACPI_DATA_SIZE
-1;
817 fw_cfg_add_i32(fw_cfg
, FW_CFG_CMDLINE_ADDR
, cmdline_addr
);
818 fw_cfg_add_i32(fw_cfg
, FW_CFG_CMDLINE_SIZE
, strlen(kernel_cmdline
)+1);
819 fw_cfg_add_string(fw_cfg
, FW_CFG_CMDLINE_DATA
, kernel_cmdline
);
821 if (protocol
>= 0x202) {
822 stl_p(header
+0x228, cmdline_addr
);
824 stw_p(header
+0x20, 0xA33F);
825 stw_p(header
+0x22, cmdline_addr
-real_addr
);
828 /* handle vga= parameter */
829 vmode
= strstr(kernel_cmdline
, "vga=");
831 unsigned int video_mode
;
834 if (!strncmp(vmode
, "normal", 6)) {
836 } else if (!strncmp(vmode
, "ext", 3)) {
838 } else if (!strncmp(vmode
, "ask", 3)) {
841 video_mode
= strtol(vmode
, NULL
, 0);
843 stw_p(header
+0x1fa, video_mode
);
847 /* High nybble = B reserved for QEMU; low nybble is revision number.
848 If this code is substantially changed, you may want to consider
849 incrementing the revision. */
850 if (protocol
>= 0x200) {
851 header
[0x210] = 0xB0;
854 if (protocol
>= 0x201) {
855 header
[0x211] |= 0x80; /* CAN_USE_HEAP */
856 stw_p(header
+0x224, cmdline_addr
-real_addr
-0x200);
860 if (initrd_filename
) {
861 if (protocol
< 0x200) {
862 fprintf(stderr
, "qemu: linux kernel too old to load a ram disk\n");
866 initrd_size
= get_image_size(initrd_filename
);
867 if (initrd_size
< 0) {
868 fprintf(stderr
, "qemu: error reading initrd %s: %s\n",
869 initrd_filename
, strerror(errno
));
873 initrd_addr
= (initrd_max
-initrd_size
) & ~4095;
875 initrd_data
= g_malloc(initrd_size
);
876 load_image(initrd_filename
, initrd_data
);
878 fw_cfg_add_i32(fw_cfg
, FW_CFG_INITRD_ADDR
, initrd_addr
);
879 fw_cfg_add_i32(fw_cfg
, FW_CFG_INITRD_SIZE
, initrd_size
);
880 fw_cfg_add_bytes(fw_cfg
, FW_CFG_INITRD_DATA
, initrd_data
, initrd_size
);
882 stl_p(header
+0x218, initrd_addr
);
883 stl_p(header
+0x21c, initrd_size
);
886 /* load kernel and setup */
887 setup_size
= header
[0x1f1];
888 if (setup_size
== 0) {
891 setup_size
= (setup_size
+1)*512;
892 kernel_size
-= setup_size
;
894 setup
= g_malloc(setup_size
);
895 kernel
= g_malloc(kernel_size
);
896 fseek(f
, 0, SEEK_SET
);
897 if (fread(setup
, 1, setup_size
, f
) != setup_size
) {
898 fprintf(stderr
, "fread() failed\n");
901 if (fread(kernel
, 1, kernel_size
, f
) != kernel_size
) {
902 fprintf(stderr
, "fread() failed\n");
906 memcpy(setup
, header
, MIN(sizeof(header
), setup_size
));
908 fw_cfg_add_i32(fw_cfg
, FW_CFG_KERNEL_ADDR
, prot_addr
);
909 fw_cfg_add_i32(fw_cfg
, FW_CFG_KERNEL_SIZE
, kernel_size
);
910 fw_cfg_add_bytes(fw_cfg
, FW_CFG_KERNEL_DATA
, kernel
, kernel_size
);
912 fw_cfg_add_i32(fw_cfg
, FW_CFG_SETUP_ADDR
, real_addr
);
913 fw_cfg_add_i32(fw_cfg
, FW_CFG_SETUP_SIZE
, setup_size
);
914 fw_cfg_add_bytes(fw_cfg
, FW_CFG_SETUP_DATA
, setup
, setup_size
);
916 option_rom
[nb_option_roms
].name
= "linuxboot.bin";
917 option_rom
[nb_option_roms
].bootindex
= 0;
921 #define NE2000_NB_MAX 6
923 static const int ne2000_io
[NE2000_NB_MAX
] = { 0x300, 0x320, 0x340, 0x360,
925 static const int ne2000_irq
[NE2000_NB_MAX
] = { 9, 10, 11, 3, 4, 5 };
927 void pc_init_ne2k_isa(ISABus
*bus
, NICInfo
*nd
)
929 static int nb_ne2k
= 0;
931 if (nb_ne2k
== NE2000_NB_MAX
)
933 isa_ne2000_init(bus
, ne2000_io
[nb_ne2k
],
934 ne2000_irq
[nb_ne2k
], nd
);
938 DeviceState
*cpu_get_current_apic(void)
941 X86CPU
*cpu
= X86_CPU(current_cpu
);
942 return cpu
->apic_state
;
948 void pc_acpi_smi_interrupt(void *opaque
, int irq
, int level
)
950 X86CPU
*cpu
= opaque
;
953 cpu_interrupt(CPU(cpu
), CPU_INTERRUPT_SMI
);
957 static X86CPU
*pc_new_cpu(const char *cpu_model
, int64_t apic_id
,
958 DeviceState
*icc_bridge
, Error
**errp
)
961 Error
*local_err
= NULL
;
963 cpu
= cpu_x86_create(cpu_model
, icc_bridge
, &local_err
);
964 if (local_err
!= NULL
) {
965 error_propagate(errp
, local_err
);
969 object_property_set_int(OBJECT(cpu
), apic_id
, "apic-id", &local_err
);
970 object_property_set_bool(OBJECT(cpu
), true, "realized", &local_err
);
973 error_propagate(errp
, local_err
);
974 object_unref(OBJECT(cpu
));
980 static const char *current_cpu_model
;
982 void pc_hot_add_cpu(const int64_t id
, Error
**errp
)
984 DeviceState
*icc_bridge
;
985 int64_t apic_id
= x86_cpu_apic_id_from_index(id
);
988 error_setg(errp
, "Invalid CPU id: %" PRIi64
, id
);
992 if (cpu_exists(apic_id
)) {
993 error_setg(errp
, "Unable to add CPU: %" PRIi64
994 ", it already exists", id
);
998 if (id
>= max_cpus
) {
999 error_setg(errp
, "Unable to add CPU: %" PRIi64
1000 ", max allowed: %d", id
, max_cpus
- 1);
1004 if (apic_id
>= ACPI_CPU_HOTPLUG_ID_LIMIT
) {
1005 error_setg(errp
, "Unable to add CPU: %" PRIi64
1006 ", resulting APIC ID (%" PRIi64
") is too large",
1011 icc_bridge
= DEVICE(object_resolve_path_type("icc-bridge",
1012 TYPE_ICC_BRIDGE
, NULL
));
1013 pc_new_cpu(current_cpu_model
, apic_id
, icc_bridge
, errp
);
1016 void pc_cpus_init(const char *cpu_model
, DeviceState
*icc_bridge
)
1020 Error
*error
= NULL
;
1021 unsigned long apic_id_limit
;
1024 if (cpu_model
== NULL
) {
1025 #ifdef TARGET_X86_64
1026 cpu_model
= "qemu64";
1028 cpu_model
= "qemu32";
1031 current_cpu_model
= cpu_model
;
1033 apic_id_limit
= pc_apic_id_limit(max_cpus
);
1034 if (apic_id_limit
> ACPI_CPU_HOTPLUG_ID_LIMIT
) {
1035 error_report("max_cpus is too large. APIC ID of last CPU is %lu",
1040 for (i
= 0; i
< smp_cpus
; i
++) {
1041 cpu
= pc_new_cpu(cpu_model
, x86_cpu_apic_id_from_index(i
),
1042 icc_bridge
, &error
);
1044 error_report("%s", error_get_pretty(error
));
1050 /* map APIC MMIO area if CPU has APIC */
1051 if (cpu
&& cpu
->apic_state
) {
1052 /* XXX: what if the base changes? */
1053 sysbus_mmio_map_overlap(SYS_BUS_DEVICE(icc_bridge
), 0,
1054 APIC_DEFAULT_ADDRESS
, 0x1000);
1057 /* tell smbios about cpuid version and features */
1058 smbios_set_cpuid(cpu
->env
.cpuid_version
, cpu
->env
.features
[FEAT_1_EDX
]);
1061 /* pci-info ROM file. Little endian format */
1062 typedef struct PcRomPciInfo
{
1069 typedef struct PcGuestInfoState
{
1071 Notifier machine_done
;
1075 void pc_guest_info_machine_done(Notifier
*notifier
, void *data
)
1077 PcGuestInfoState
*guest_info_state
= container_of(notifier
,
1080 acpi_setup(&guest_info_state
->info
);
1083 PcGuestInfo
*pc_guest_info_init(ram_addr_t below_4g_mem_size
,
1084 ram_addr_t above_4g_mem_size
)
1086 PcGuestInfoState
*guest_info_state
= g_malloc0(sizeof *guest_info_state
);
1087 PcGuestInfo
*guest_info
= &guest_info_state
->info
;
1090 guest_info
->ram_size_below_4g
= below_4g_mem_size
;
1091 guest_info
->ram_size
= below_4g_mem_size
+ above_4g_mem_size
;
1092 guest_info
->apic_id_limit
= pc_apic_id_limit(max_cpus
);
1093 guest_info
->apic_xrupt_override
= kvm_allows_irq0_override();
1094 guest_info
->numa_nodes
= nb_numa_nodes
;
1095 guest_info
->node_mem
= g_malloc0(guest_info
->numa_nodes
*
1096 sizeof *guest_info
->node_mem
);
1097 for (i
= 0; i
< nb_numa_nodes
; i
++) {
1098 guest_info
->node_mem
[i
] = numa_info
[i
].node_mem
;
1101 guest_info
->node_cpu
= g_malloc0(guest_info
->apic_id_limit
*
1102 sizeof *guest_info
->node_cpu
);
1104 for (i
= 0; i
< max_cpus
; i
++) {
1105 unsigned int apic_id
= x86_cpu_apic_id_from_index(i
);
1106 assert(apic_id
< guest_info
->apic_id_limit
);
1107 for (j
= 0; j
< nb_numa_nodes
; j
++) {
1108 if (test_bit(i
, numa_info
[j
].node_cpu
)) {
1109 guest_info
->node_cpu
[apic_id
] = j
;
1115 guest_info_state
->machine_done
.notify
= pc_guest_info_machine_done
;
1116 qemu_add_machine_init_done_notifier(&guest_info_state
->machine_done
);
1120 /* setup pci memory address space mapping into system address space */
1121 void pc_pci_as_mapping_init(Object
*owner
, MemoryRegion
*system_memory
,
1122 MemoryRegion
*pci_address_space
)
1124 /* Set to lower priority than RAM */
1125 memory_region_add_subregion_overlap(system_memory
, 0x0,
1126 pci_address_space
, -1);
1129 void pc_acpi_init(const char *default_dsdt
)
1133 if (acpi_tables
!= NULL
) {
1134 /* manually set via -acpitable, leave it alone */
1138 filename
= qemu_find_file(QEMU_FILE_TYPE_BIOS
, default_dsdt
);
1139 if (filename
== NULL
) {
1140 fprintf(stderr
, "WARNING: failed to find %s\n", default_dsdt
);
1146 arg
= g_strdup_printf("file=%s", filename
);
1148 /* creates a deep copy of "arg" */
1149 opts
= qemu_opts_parse(qemu_find_opts("acpi"), arg
, 0);
1150 g_assert(opts
!= NULL
);
1152 acpi_table_add_builtin(opts
, &err
);
1154 error_report("WARNING: failed to load %s: %s", filename
,
1155 error_get_pretty(err
));
1163 FWCfgState
*xen_load_linux(const char *kernel_filename
,
1164 const char *kernel_cmdline
,
1165 const char *initrd_filename
,
1166 ram_addr_t below_4g_mem_size
,
1167 PcGuestInfo
*guest_info
)
1172 assert(kernel_filename
!= NULL
);
1174 fw_cfg
= fw_cfg_init(BIOS_CFG_IOPORT
, BIOS_CFG_IOPORT
+ 1, 0, 0);
1177 load_linux(fw_cfg
, kernel_filename
, initrd_filename
,
1178 kernel_cmdline
, below_4g_mem_size
);
1179 for (i
= 0; i
< nb_option_roms
; i
++) {
1180 assert(!strcmp(option_rom
[i
].name
, "linuxboot.bin") ||
1181 !strcmp(option_rom
[i
].name
, "multiboot.bin"));
1182 rom_add_option(option_rom
[i
].name
, option_rom
[i
].bootindex
);
1184 guest_info
->fw_cfg
= fw_cfg
;
1188 FWCfgState
*pc_memory_init(MachineState
*machine
,
1189 MemoryRegion
*system_memory
,
1190 ram_addr_t below_4g_mem_size
,
1191 ram_addr_t above_4g_mem_size
,
1192 MemoryRegion
*rom_memory
,
1193 MemoryRegion
**ram_memory
,
1194 PcGuestInfo
*guest_info
)
1197 MemoryRegion
*ram
, *option_rom_mr
;
1198 MemoryRegion
*ram_below_4g
, *ram_above_4g
;
1200 PCMachineState
*pcms
= PC_MACHINE(machine
);
1202 assert(machine
->ram_size
== below_4g_mem_size
+ above_4g_mem_size
);
1204 linux_boot
= (machine
->kernel_filename
!= NULL
);
1206 /* Allocate RAM. We allocate it as a single memory region and use
1207 * aliases to address portions of it, mostly for backwards compatibility
1208 * with older qemus that used qemu_ram_alloc().
1210 ram
= g_malloc(sizeof(*ram
));
1211 memory_region_allocate_system_memory(ram
, NULL
, "pc.ram",
1214 ram_below_4g
= g_malloc(sizeof(*ram_below_4g
));
1215 memory_region_init_alias(ram_below_4g
, NULL
, "ram-below-4g", ram
,
1216 0, below_4g_mem_size
);
1217 memory_region_add_subregion(system_memory
, 0, ram_below_4g
);
1218 e820_add_entry(0, below_4g_mem_size
, E820_RAM
);
1219 if (above_4g_mem_size
> 0) {
1220 ram_above_4g
= g_malloc(sizeof(*ram_above_4g
));
1221 memory_region_init_alias(ram_above_4g
, NULL
, "ram-above-4g", ram
,
1222 below_4g_mem_size
, above_4g_mem_size
);
1223 memory_region_add_subregion(system_memory
, 0x100000000ULL
,
1225 e820_add_entry(0x100000000ULL
, above_4g_mem_size
, E820_RAM
);
1228 if (!guest_info
->has_reserved_memory
&&
1229 (machine
->ram_slots
||
1230 (machine
->maxram_size
> machine
->ram_size
))) {
1231 MachineClass
*mc
= MACHINE_GET_CLASS(machine
);
1233 error_report("\"-memory 'slots|maxmem'\" is not supported by: %s",
1238 /* initialize hotplug memory address space */
1239 if (guest_info
->has_reserved_memory
&&
1240 (machine
->ram_size
< machine
->maxram_size
)) {
1241 ram_addr_t hotplug_mem_size
=
1242 machine
->maxram_size
- machine
->ram_size
;
1244 if (machine
->ram_slots
> ACPI_MAX_RAM_SLOTS
) {
1245 error_report("unsupported amount of memory slots: %"PRIu64
,
1246 machine
->ram_slots
);
1250 pcms
->hotplug_memory_base
=
1251 ROUND_UP(0x100000000ULL
+ above_4g_mem_size
, 1ULL << 30);
1253 if ((pcms
->hotplug_memory_base
+ hotplug_mem_size
) <
1255 error_report("unsupported amount of maximum memory: " RAM_ADDR_FMT
,
1256 machine
->maxram_size
);
1260 memory_region_init(&pcms
->hotplug_memory
, OBJECT(pcms
),
1261 "hotplug-memory", hotplug_mem_size
);
1262 memory_region_add_subregion(system_memory
, pcms
->hotplug_memory_base
,
1263 &pcms
->hotplug_memory
);
1266 /* Initialize PC system firmware */
1267 pc_system_firmware_init(rom_memory
, guest_info
->isapc_ram_fw
);
1269 option_rom_mr
= g_malloc(sizeof(*option_rom_mr
));
1270 memory_region_init_ram(option_rom_mr
, NULL
, "pc.rom", PC_ROM_SIZE
);
1271 vmstate_register_ram_global(option_rom_mr
);
1272 memory_region_add_subregion_overlap(rom_memory
,
1277 fw_cfg
= bochs_bios_init();
1280 if (guest_info
->has_reserved_memory
&& pcms
->hotplug_memory_base
) {
1281 uint64_t *val
= g_malloc(sizeof(*val
));
1282 *val
= cpu_to_le64(ROUND_UP(pcms
->hotplug_memory_base
, 0x1ULL
<< 30));
1283 fw_cfg_add_file(fw_cfg
, "etc/reserved-memory-end", val
, sizeof(*val
));
1287 load_linux(fw_cfg
, machine
->kernel_filename
, machine
->initrd_filename
,
1288 machine
->kernel_cmdline
, below_4g_mem_size
);
1291 for (i
= 0; i
< nb_option_roms
; i
++) {
1292 rom_add_option(option_rom
[i
].name
, option_rom
[i
].bootindex
);
1294 guest_info
->fw_cfg
= fw_cfg
;
1298 qemu_irq
*pc_allocate_cpu_irq(void)
1300 return qemu_allocate_irqs(pic_irq_request
, NULL
, 1);
1303 DeviceState
*pc_vga_init(ISABus
*isa_bus
, PCIBus
*pci_bus
)
1305 DeviceState
*dev
= NULL
;
1308 PCIDevice
*pcidev
= pci_vga_init(pci_bus
);
1309 dev
= pcidev
? &pcidev
->qdev
: NULL
;
1310 } else if (isa_bus
) {
1311 ISADevice
*isadev
= isa_vga_init(isa_bus
);
1312 dev
= isadev
? DEVICE(isadev
) : NULL
;
1317 static void cpu_request_exit(void *opaque
, int irq
, int level
)
1319 CPUState
*cpu
= current_cpu
;
1326 static const MemoryRegionOps ioport80_io_ops
= {
1327 .write
= ioport80_write
,
1328 .read
= ioport80_read
,
1329 .endianness
= DEVICE_NATIVE_ENDIAN
,
1331 .min_access_size
= 1,
1332 .max_access_size
= 1,
1336 static const MemoryRegionOps ioportF0_io_ops
= {
1337 .write
= ioportF0_write
,
1338 .read
= ioportF0_read
,
1339 .endianness
= DEVICE_NATIVE_ENDIAN
,
1341 .min_access_size
= 1,
1342 .max_access_size
= 1,
1346 void pc_basic_device_init(ISABus
*isa_bus
, qemu_irq
*gsi
,
1347 ISADevice
**rtc_state
,
1353 DriveInfo
*fd
[MAX_FD
];
1354 DeviceState
*hpet
= NULL
;
1355 int pit_isa_irq
= 0;
1356 qemu_irq pit_alt_irq
= NULL
;
1357 qemu_irq rtc_irq
= NULL
;
1359 ISADevice
*i8042
, *port92
, *vmmouse
, *pit
= NULL
;
1360 qemu_irq
*cpu_exit_irq
;
1361 MemoryRegion
*ioport80_io
= g_new(MemoryRegion
, 1);
1362 MemoryRegion
*ioportF0_io
= g_new(MemoryRegion
, 1);
1364 memory_region_init_io(ioport80_io
, NULL
, &ioport80_io_ops
, NULL
, "ioport80", 1);
1365 memory_region_add_subregion(isa_bus
->address_space_io
, 0x80, ioport80_io
);
1367 memory_region_init_io(ioportF0_io
, NULL
, &ioportF0_io_ops
, NULL
, "ioportF0", 1);
1368 memory_region_add_subregion(isa_bus
->address_space_io
, 0xf0, ioportF0_io
);
1371 * Check if an HPET shall be created.
1373 * Without KVM_CAP_PIT_STATE2, we cannot switch off the in-kernel PIT
1374 * when the HPET wants to take over. Thus we have to disable the latter.
1376 if (!no_hpet
&& (!kvm_irqchip_in_kernel() || kvm_has_pit_state2())) {
1377 /* In order to set property, here not using sysbus_try_create_simple */
1378 hpet
= qdev_try_create(NULL
, TYPE_HPET
);
1380 /* For pc-piix-*, hpet's intcap is always IRQ2. For pc-q35-1.7
1381 * and earlier, use IRQ2 for compat. Otherwise, use IRQ16~23,
1384 uint8_t compat
= object_property_get_int(OBJECT(hpet
),
1387 qdev_prop_set_uint32(hpet
, HPET_INTCAP
, hpet_irqs
);
1389 qdev_init_nofail(hpet
);
1390 sysbus_mmio_map(SYS_BUS_DEVICE(hpet
), 0, HPET_BASE
);
1392 for (i
= 0; i
< GSI_NUM_PINS
; i
++) {
1393 sysbus_connect_irq(SYS_BUS_DEVICE(hpet
), i
, gsi
[i
]);
1396 pit_alt_irq
= qdev_get_gpio_in(hpet
, HPET_LEGACY_PIT_INT
);
1397 rtc_irq
= qdev_get_gpio_in(hpet
, HPET_LEGACY_RTC_INT
);
1400 *rtc_state
= rtc_init(isa_bus
, 2000, rtc_irq
);
1402 qemu_register_boot_set(pc_boot_set
, *rtc_state
);
1404 if (!xen_enabled()) {
1405 if (kvm_irqchip_in_kernel()) {
1406 pit
= kvm_pit_init(isa_bus
, 0x40);
1408 pit
= pit_init(isa_bus
, 0x40, pit_isa_irq
, pit_alt_irq
);
1411 /* connect PIT to output control line of the HPET */
1412 qdev_connect_gpio_out(hpet
, 0, qdev_get_gpio_in(DEVICE(pit
), 0));
1414 pcspk_init(isa_bus
, pit
);
1417 for(i
= 0; i
< MAX_SERIAL_PORTS
; i
++) {
1418 if (serial_hds
[i
]) {
1419 serial_isa_init(isa_bus
, i
, serial_hds
[i
]);
1423 for(i
= 0; i
< MAX_PARALLEL_PORTS
; i
++) {
1424 if (parallel_hds
[i
]) {
1425 parallel_init(isa_bus
, i
, parallel_hds
[i
]);
1429 a20_line
= qemu_allocate_irqs(handle_a20_line_change
, first_cpu
, 2);
1430 i8042
= isa_create_simple(isa_bus
, "i8042");
1431 i8042_setup_a20_line(i8042
, &a20_line
[0]);
1433 vmport_init(isa_bus
);
1434 vmmouse
= isa_try_create(isa_bus
, "vmmouse");
1439 DeviceState
*dev
= DEVICE(vmmouse
);
1440 qdev_prop_set_ptr(dev
, "ps2_mouse", i8042
);
1441 qdev_init_nofail(dev
);
1443 port92
= isa_create_simple(isa_bus
, "port92");
1444 port92_init(port92
, &a20_line
[1]);
1446 cpu_exit_irq
= qemu_allocate_irqs(cpu_request_exit
, NULL
, 1);
1447 DMA_init(0, cpu_exit_irq
);
1449 for(i
= 0; i
< MAX_FD
; i
++) {
1450 fd
[i
] = drive_get(IF_FLOPPY
, 0, i
);
1452 *floppy
= fdctrl_init_isa(isa_bus
, fd
);
1455 void pc_nic_init(ISABus
*isa_bus
, PCIBus
*pci_bus
)
1459 for (i
= 0; i
< nb_nics
; i
++) {
1460 NICInfo
*nd
= &nd_table
[i
];
1462 if (!pci_bus
|| (nd
->model
&& strcmp(nd
->model
, "ne2k_isa") == 0)) {
1463 pc_init_ne2k_isa(isa_bus
, nd
);
1465 pci_nic_init_nofail(nd
, pci_bus
, "e1000", NULL
);
1470 void pc_pci_device_init(PCIBus
*pci_bus
)
1475 max_bus
= drive_get_max_bus(IF_SCSI
);
1476 for (bus
= 0; bus
<= max_bus
; bus
++) {
1477 pci_create_simple(pci_bus
, -1, "lsi53c895a");
1481 void ioapic_init_gsi(GSIState
*gsi_state
, const char *parent_name
)
1487 if (kvm_irqchip_in_kernel()) {
1488 dev
= qdev_create(NULL
, "kvm-ioapic");
1490 dev
= qdev_create(NULL
, "ioapic");
1493 object_property_add_child(object_resolve_path(parent_name
, NULL
),
1494 "ioapic", OBJECT(dev
), NULL
);
1496 qdev_init_nofail(dev
);
1497 d
= SYS_BUS_DEVICE(dev
);
1498 sysbus_mmio_map(d
, 0, IO_APIC_DEFAULT_ADDRESS
);
1500 for (i
= 0; i
< IOAPIC_NUM_PINS
; i
++) {
1501 gsi_state
->ioapic_irq
[i
] = qdev_get_gpio_in(dev
, i
);
1505 static void pc_generic_machine_class_init(ObjectClass
*oc
, void *data
)
1507 MachineClass
*mc
= MACHINE_CLASS(oc
);
1508 QEMUMachine
*qm
= data
;
1510 mc
->name
= qm
->name
;
1511 mc
->alias
= qm
->alias
;
1512 mc
->desc
= qm
->desc
;
1513 mc
->init
= qm
->init
;
1514 mc
->reset
= qm
->reset
;
1515 mc
->hot_add_cpu
= qm
->hot_add_cpu
;
1516 mc
->kvm_type
= qm
->kvm_type
;
1517 mc
->block_default_type
= qm
->block_default_type
;
1518 mc
->max_cpus
= qm
->max_cpus
;
1519 mc
->no_serial
= qm
->no_serial
;
1520 mc
->no_parallel
= qm
->no_parallel
;
1521 mc
->use_virtcon
= qm
->use_virtcon
;
1522 mc
->use_sclp
= qm
->use_sclp
;
1523 mc
->no_floppy
= qm
->no_floppy
;
1524 mc
->no_cdrom
= qm
->no_cdrom
;
1525 mc
->no_sdcard
= qm
->no_sdcard
;
1526 mc
->is_default
= qm
->is_default
;
1527 mc
->default_machine_opts
= qm
->default_machine_opts
;
1528 mc
->default_boot_order
= qm
->default_boot_order
;
1529 mc
->compat_props
= qm
->compat_props
;
1530 mc
->hw_version
= qm
->hw_version
;
1533 void qemu_register_pc_machine(QEMUMachine
*m
)
1535 char *name
= g_strconcat(m
->name
, TYPE_MACHINE_SUFFIX
, NULL
);
1538 .parent
= TYPE_PC_MACHINE
,
1539 .class_init
= pc_generic_machine_class_init
,
1540 .class_data
= (void *)m
,
1547 static void pc_dimm_plug(HotplugHandler
*hotplug_dev
,
1548 DeviceState
*dev
, Error
**errp
)
1551 HotplugHandlerClass
*hhc
;
1552 Error
*local_err
= NULL
;
1553 PCMachineState
*pcms
= PC_MACHINE(hotplug_dev
);
1554 MachineState
*machine
= MACHINE(hotplug_dev
);
1555 PCDIMMDevice
*dimm
= PC_DIMM(dev
);
1556 PCDIMMDeviceClass
*ddc
= PC_DIMM_GET_CLASS(dimm
);
1557 MemoryRegion
*mr
= ddc
->get_memory_region(dimm
);
1558 uint64_t addr
= object_property_get_int(OBJECT(dimm
), PC_DIMM_ADDR_PROP
,
1564 addr
= pc_dimm_get_free_addr(pcms
->hotplug_memory_base
,
1565 memory_region_size(&pcms
->hotplug_memory
),
1566 !addr
? NULL
: &addr
,
1567 memory_region_size(mr
), &local_err
);
1572 object_property_set_int(OBJECT(dev
), addr
, PC_DIMM_ADDR_PROP
, &local_err
);
1576 trace_mhp_pc_dimm_assigned_address(addr
);
1578 slot
= object_property_get_int(OBJECT(dev
), PC_DIMM_SLOT_PROP
, &local_err
);
1583 slot
= pc_dimm_get_free_slot(slot
== PC_DIMM_UNASSIGNED_SLOT
? NULL
: &slot
,
1584 machine
->ram_slots
, &local_err
);
1588 object_property_set_int(OBJECT(dev
), slot
, PC_DIMM_SLOT_PROP
, &local_err
);
1592 trace_mhp_pc_dimm_assigned_slot(slot
);
1594 if (!pcms
->acpi_dev
) {
1595 error_setg(&local_err
,
1596 "memory hotplug is not enabled: missing acpi device");
1600 memory_region_add_subregion(&pcms
->hotplug_memory
,
1601 addr
- pcms
->hotplug_memory_base
, mr
);
1602 vmstate_register_ram(mr
, dev
);
1604 hhc
= HOTPLUG_HANDLER_GET_CLASS(pcms
->acpi_dev
);
1605 hhc
->plug(HOTPLUG_HANDLER(pcms
->acpi_dev
), dev
, &local_err
);
1607 error_propagate(errp
, local_err
);
1610 static void pc_machine_device_plug_cb(HotplugHandler
*hotplug_dev
,
1611 DeviceState
*dev
, Error
**errp
)
1613 if (object_dynamic_cast(OBJECT(dev
), TYPE_PC_DIMM
)) {
1614 pc_dimm_plug(hotplug_dev
, dev
, errp
);
1618 static HotplugHandler
*pc_get_hotpug_handler(MachineState
*machine
,
1621 PCMachineClass
*pcmc
= PC_MACHINE_GET_CLASS(machine
);
1623 if (object_dynamic_cast(OBJECT(dev
), TYPE_PC_DIMM
)) {
1624 return HOTPLUG_HANDLER(machine
);
1627 return pcmc
->get_hotplug_handler
?
1628 pcmc
->get_hotplug_handler(machine
, dev
) : NULL
;
1632 pc_machine_get_hotplug_memory_region_size(Object
*obj
, Visitor
*v
, void *opaque
,
1633 const char *name
, Error
**errp
)
1635 PCMachineState
*pcms
= PC_MACHINE(obj
);
1636 int64_t value
= memory_region_size(&pcms
->hotplug_memory
);
1638 visit_type_int(v
, &value
, name
, errp
);
1641 static void pc_machine_get_max_ram_below_4g(Object
*obj
, Visitor
*v
,
1642 void *opaque
, const char *name
,
1645 PCMachineState
*pcms
= PC_MACHINE(obj
);
1646 uint64_t value
= pcms
->max_ram_below_4g
;
1648 visit_type_size(v
, &value
, name
, errp
);
1651 static void pc_machine_set_max_ram_below_4g(Object
*obj
, Visitor
*v
,
1652 void *opaque
, const char *name
,
1655 PCMachineState
*pcms
= PC_MACHINE(obj
);
1656 Error
*error
= NULL
;
1659 visit_type_size(v
, &value
, name
, &error
);
1661 error_propagate(errp
, error
);
1664 if (value
> (1ULL << 32)) {
1665 error_set(&error
, ERROR_CLASS_GENERIC_ERROR
,
1666 "Machine option 'max-ram-below-4g=%"PRIu64
1667 "' expects size less than or equal to 4G", value
);
1668 error_propagate(errp
, error
);
1672 if (value
< (1ULL << 20)) {
1673 error_report("Warning: small max_ram_below_4g(%"PRIu64
1674 ") less than 1M. BIOS may not work..",
1678 pcms
->max_ram_below_4g
= value
;
1681 static void pc_machine_initfn(Object
*obj
)
1683 PCMachineState
*pcms
= PC_MACHINE(obj
);
1685 object_property_add(obj
, PC_MACHINE_MEMHP_REGION_SIZE
, "int",
1686 pc_machine_get_hotplug_memory_region_size
,
1687 NULL
, NULL
, NULL
, NULL
);
1688 pcms
->max_ram_below_4g
= 1ULL << 32; /* 4G */
1689 object_property_add(obj
, PC_MACHINE_MAX_RAM_BELOW_4G
, "size",
1690 pc_machine_get_max_ram_below_4g
,
1691 pc_machine_set_max_ram_below_4g
,
1695 static void pc_machine_class_init(ObjectClass
*oc
, void *data
)
1697 MachineClass
*mc
= MACHINE_CLASS(oc
);
1698 PCMachineClass
*pcmc
= PC_MACHINE_CLASS(oc
);
1699 HotplugHandlerClass
*hc
= HOTPLUG_HANDLER_CLASS(oc
);
1701 pcmc
->get_hotplug_handler
= mc
->get_hotplug_handler
;
1702 mc
->get_hotplug_handler
= pc_get_hotpug_handler
;
1703 hc
->plug
= pc_machine_device_plug_cb
;
1706 static const TypeInfo pc_machine_info
= {
1707 .name
= TYPE_PC_MACHINE
,
1708 .parent
= TYPE_MACHINE
,
1710 .instance_size
= sizeof(PCMachineState
),
1711 .instance_init
= pc_machine_initfn
,
1712 .class_size
= sizeof(PCMachineClass
),
1713 .class_init
= pc_machine_class_init
,
1714 .interfaces
= (InterfaceInfo
[]) {
1715 { TYPE_HOTPLUG_HANDLER
},
1720 static void pc_machine_register_types(void)
1722 type_register_static(&pc_machine_info
);
1725 type_init(pc_machine_register_types
)