?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
tests/acpi: allow changes for microvm/APIC.pcie
[qemu/ar7.git] / hw / arm / aspeed_ast2600.c
blob1450bde7cf26e0bd999e000d40f7d0db4e111248
1 /*
2 * ASPEED SoC 2600 family
3 *
4 * Copyright (c) 2016-2019, IBM Corporation.
5 *
6 * This code is licensed under the GPL version 2 or later. See
7 * the COPYING file in the top-level directory.
8 */
9
10 #include "qemu/osdep.h"
11 #include "qapi/error.h"
12 #include "cpu.h"
13 #include "exec/address-spaces.h"
14 #include "hw/misc/unimp.h"
15 #include "hw/arm/aspeed_soc.h"
16 #include "hw/char/serial.h"
17 #include "qemu/log.h"
18 #include "qemu/module.h"
19 #include "qemu/error-report.h"
20 #include "hw/i2c/aspeed_i2c.h"
21 #include "net/net.h"
22 #include "sysemu/sysemu.h"
23
24 #define ASPEED_SOC_IOMEM_SIZE 0x00200000
25
26 static const hwaddr aspeed_soc_ast2600_memmap[] = {
27 [ASPEED_DEV_SRAM] = 0x10000000,
28 /* 0x16000000 0x17FFFFFF : AHB BUS do LPC Bus bridge */
29 [ASPEED_DEV_IOMEM] = 0x1E600000,
30 [ASPEED_DEV_PWM] = 0x1E610000,
31 [ASPEED_DEV_FMC] = 0x1E620000,
32 [ASPEED_DEV_SPI1] = 0x1E630000,
33 [ASPEED_DEV_SPI2] = 0x1E641000,
34 [ASPEED_DEV_EHCI1] = 0x1E6A1000,
35 [ASPEED_DEV_EHCI2] = 0x1E6A3000,
36 [ASPEED_DEV_MII1] = 0x1E650000,
37 [ASPEED_DEV_MII2] = 0x1E650008,
38 [ASPEED_DEV_MII3] = 0x1E650010,
39 [ASPEED_DEV_MII4] = 0x1E650018,
40 [ASPEED_DEV_ETH1] = 0x1E660000,
41 [ASPEED_DEV_ETH3] = 0x1E670000,
42 [ASPEED_DEV_ETH2] = 0x1E680000,
43 [ASPEED_DEV_ETH4] = 0x1E690000,
44 [ASPEED_DEV_VIC] = 0x1E6C0000,
45 [ASPEED_DEV_SDMC] = 0x1E6E0000,
46 [ASPEED_DEV_SCU] = 0x1E6E2000,
47 [ASPEED_DEV_XDMA] = 0x1E6E7000,
48 [ASPEED_DEV_ADC] = 0x1E6E9000,
49 [ASPEED_DEV_VIDEO] = 0x1E700000,
50 [ASPEED_DEV_SDHCI] = 0x1E740000,
51 [ASPEED_DEV_EMMC] = 0x1E750000,
52 [ASPEED_DEV_GPIO] = 0x1E780000,
53 [ASPEED_DEV_GPIO_1_8V] = 0x1E780800,
54 [ASPEED_DEV_RTC] = 0x1E781000,
55 [ASPEED_DEV_TIMER1] = 0x1E782000,
56 [ASPEED_DEV_WDT] = 0x1E785000,
57 [ASPEED_DEV_LPC] = 0x1E789000,
58 [ASPEED_DEV_IBT] = 0x1E789140,
59 [ASPEED_DEV_I2C] = 0x1E78A000,
60 [ASPEED_DEV_UART1] = 0x1E783000,
61 [ASPEED_DEV_UART5] = 0x1E784000,
62 [ASPEED_DEV_VUART] = 0x1E787000,
63 [ASPEED_DEV_SDRAM] = 0x80000000,
64 };
65
66 #define ASPEED_A7MPCORE_ADDR 0x40460000
67
68 #define ASPEED_SOC_AST2600_MAX_IRQ 128
69
70 /* Shared Peripheral Interrupt values below are offset by -32 from datasheet */
71 static const int aspeed_soc_ast2600_irqmap[] = {
72 [ASPEED_DEV_UART1] = 47,
73 [ASPEED_DEV_UART2] = 48,
74 [ASPEED_DEV_UART3] = 49,
75 [ASPEED_DEV_UART4] = 50,
76 [ASPEED_DEV_UART5] = 8,
77 [ASPEED_DEV_VUART] = 8,
78 [ASPEED_DEV_FMC] = 39,
79 [ASPEED_DEV_SDMC] = 0,
80 [ASPEED_DEV_SCU] = 12,
81 [ASPEED_DEV_ADC] = 78,
82 [ASPEED_DEV_XDMA] = 6,
83 [ASPEED_DEV_SDHCI] = 43,
84 [ASPEED_DEV_EHCI1] = 5,
85 [ASPEED_DEV_EHCI2] = 9,
86 [ASPEED_DEV_EMMC] = 15,
87 [ASPEED_DEV_GPIO] = 40,
88 [ASPEED_DEV_GPIO_1_8V] = 11,
89 [ASPEED_DEV_RTC] = 13,
90 [ASPEED_DEV_TIMER1] = 16,
91 [ASPEED_DEV_TIMER2] = 17,
92 [ASPEED_DEV_TIMER3] = 18,
93 [ASPEED_DEV_TIMER4] = 19,
94 [ASPEED_DEV_TIMER5] = 20,
95 [ASPEED_DEV_TIMER6] = 21,
96 [ASPEED_DEV_TIMER7] = 22,
97 [ASPEED_DEV_TIMER8] = 23,
98 [ASPEED_DEV_WDT] = 24,
99 [ASPEED_DEV_PWM] = 44,
100 [ASPEED_DEV_LPC] = 35,
101 [ASPEED_DEV_IBT] = 35, /* LPC */
102 [ASPEED_DEV_I2C] = 110, /* 110 -> 125 */
103 [ASPEED_DEV_ETH1] = 2,
104 [ASPEED_DEV_ETH2] = 3,
105 [ASPEED_DEV_ETH3] = 32,
106 [ASPEED_DEV_ETH4] = 33,
107
108 };
109
110 static qemu_irq aspeed_soc_get_irq(AspeedSoCState *s, int ctrl)
111 {
112 AspeedSoCClass *sc = ASPEED_SOC_GET_CLASS(s);
113
114 return qdev_get_gpio_in(DEVICE(&s->a7mpcore), sc->irqmap[ctrl]);
115 }
116
117 static void aspeed_soc_ast2600_init(Object *obj)
118 {
119 AspeedSoCState *s = ASPEED_SOC(obj);
120 AspeedSoCClass *sc = ASPEED_SOC_GET_CLASS(s);
121 int i;
122 char socname[8];
123 char typename[64];
124
125 if (sscanf(sc->name, "%7s", socname) != 1) {
126 g_assert_not_reached();
127 }
128
129 for (i = 0; i < sc->num_cpus; i++) {
130 object_initialize_child(obj, "cpu[*]", &s->cpu[i], sc->cpu_type);
131 }
132
133 snprintf(typename, sizeof(typename), "aspeed.scu-%s", socname);
134 object_initialize_child(obj, "scu", &s->scu, typename);
135 qdev_prop_set_uint32(DEVICE(&s->scu), "silicon-rev",
136 sc->silicon_rev);
137 object_property_add_alias(obj, "hw-strap1", OBJECT(&s->scu),
138 "hw-strap1");
139 object_property_add_alias(obj, "hw-strap2", OBJECT(&s->scu),
140 "hw-strap2");
141 object_property_add_alias(obj, "hw-prot-key", OBJECT(&s->scu),
142 "hw-prot-key");
143
144 object_initialize_child(obj, "a7mpcore", &s->a7mpcore,
145 TYPE_A15MPCORE_PRIV);
146
147 object_initialize_child(obj, "rtc", &s->rtc, TYPE_ASPEED_RTC);
148
149 snprintf(typename, sizeof(typename), "aspeed.timer-%s", socname);
150 object_initialize_child(obj, "timerctrl", &s->timerctrl, typename);
151
152 snprintf(typename, sizeof(typename), "aspeed.i2c-%s", socname);
153 object_initialize_child(obj, "i2c", &s->i2c, typename);
154
155 snprintf(typename, sizeof(typename), "aspeed.fmc-%s", socname);
156 object_initialize_child(obj, "fmc", &s->fmc, typename);
157 object_property_add_alias(obj, "num-cs", OBJECT(&s->fmc), "num-cs");
158
159 for (i = 0; i < sc->spis_num; i++) {
160 snprintf(typename, sizeof(typename), "aspeed.spi%d-%s", i + 1, socname);
161 object_initialize_child(obj, "spi[*]", &s->spi[i], typename);
162 }
163
164 for (i = 0; i < sc->ehcis_num; i++) {
165 object_initialize_child(obj, "ehci[*]", &s->ehci[i],
166 TYPE_PLATFORM_EHCI);
167 }
168
169 snprintf(typename, sizeof(typename), "aspeed.sdmc-%s", socname);
170 object_initialize_child(obj, "sdmc", &s->sdmc, typename);
171 object_property_add_alias(obj, "ram-size", OBJECT(&s->sdmc),
172 "ram-size");
173 object_property_add_alias(obj, "max-ram-size", OBJECT(&s->sdmc),
174 "max-ram-size");
175
176 for (i = 0; i < sc->wdts_num; i++) {
177 snprintf(typename, sizeof(typename), "aspeed.wdt-%s", socname);
178 object_initialize_child(obj, "wdt[*]", &s->wdt[i], typename);
179 }
180
181 for (i = 0; i < sc->macs_num; i++) {
182 object_initialize_child(obj, "ftgmac100[*]", &s->ftgmac100[i],
183 TYPE_FTGMAC100);
184
185 object_initialize_child(obj, "mii[*]", &s->mii[i], TYPE_ASPEED_MII);
186 }
187
188 object_initialize_child(obj, "xdma", &s->xdma, TYPE_ASPEED_XDMA);
189
190 snprintf(typename, sizeof(typename), "aspeed.gpio-%s", socname);
191 object_initialize_child(obj, "gpio", &s->gpio, typename);
192
193 snprintf(typename, sizeof(typename), "aspeed.gpio-%s-1_8v", socname);
194 object_initialize_child(obj, "gpio_1_8v", &s->gpio_1_8v, typename);
195
196 object_initialize_child(obj, "sd-controller", &s->sdhci,
197 TYPE_ASPEED_SDHCI);
198
199 object_property_set_int(OBJECT(&s->sdhci), "num-slots", 2, &error_abort);
200
201 /* Init sd card slot class here so that they're under the correct parent */
202 for (i = 0; i < ASPEED_SDHCI_NUM_SLOTS; ++i) {
203 object_initialize_child(obj, "sd-controller.sdhci[*]",
204 &s->sdhci.slots[i], TYPE_SYSBUS_SDHCI);
205 }
206
207 object_initialize_child(obj, "emmc-controller", &s->emmc,
208 TYPE_ASPEED_SDHCI);
209
210 object_property_set_int(OBJECT(&s->emmc), "num-slots", 1, &error_abort);
211
212 object_initialize_child(obj, "emmc-controller.sdhci", &s->emmc.slots[0],
213 TYPE_SYSBUS_SDHCI);
214 }
215
216 /*
217 * ASPEED ast2600 has 0xf as cluster ID
218 *
219 * http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0388e/CIHEBGFG.html
220 */
221 static uint64_t aspeed_calc_affinity(int cpu)
222 {
223 return (0xf << ARM_AFF1_SHIFT) | cpu;
224 }
225
226 static void aspeed_soc_ast2600_realize(DeviceState *dev, Error **errp)
227 {
228 int i;
229 AspeedSoCState *s = ASPEED_SOC(dev);
230 AspeedSoCClass *sc = ASPEED_SOC_GET_CLASS(s);
231 Error *err = NULL;
232 qemu_irq irq;
233
234 /* IO space */
235 create_unimplemented_device("aspeed_soc.io", sc->memmap[ASPEED_DEV_IOMEM],
236 ASPEED_SOC_IOMEM_SIZE);
237
238 /* Video engine stub */
239 create_unimplemented_device("aspeed.video", sc->memmap[ASPEED_DEV_VIDEO],
240 0x1000);
241
242 /* CPU */
243 for (i = 0; i < sc->num_cpus; i++) {
244 object_property_set_int(OBJECT(&s->cpu[i]), "psci-conduit",
245 QEMU_PSCI_CONDUIT_SMC, &error_abort);
246 if (sc->num_cpus > 1) {
247 object_property_set_int(OBJECT(&s->cpu[i]), "reset-cbar",
248 ASPEED_A7MPCORE_ADDR, &error_abort);
249 }
250 object_property_set_int(OBJECT(&s->cpu[i]), "mp-affinity",
251 aspeed_calc_affinity(i), &error_abort);
252
253 object_property_set_int(OBJECT(&s->cpu[i]), "cntfrq", 1125000000,
254 &error_abort);
255
256 /*
257 * TODO: the secondary CPUs are started and a boot helper
258 * is needed when using -kernel
259 */
260
261 if (!qdev_realize(DEVICE(&s->cpu[i]), NULL, errp)) {
262 return;
263 }
264 }
265
266 /* A7MPCORE */
267 object_property_set_int(OBJECT(&s->a7mpcore), "num-cpu", sc->num_cpus,
268 &error_abort);
269 object_property_set_int(OBJECT(&s->a7mpcore), "num-irq",
270 ASPEED_SOC_AST2600_MAX_IRQ + GIC_INTERNAL,
271 &error_abort);
272
273 sysbus_realize(SYS_BUS_DEVICE(&s->a7mpcore), &error_abort);
274 sysbus_mmio_map(SYS_BUS_DEVICE(&s->a7mpcore), 0, ASPEED_A7MPCORE_ADDR);
275
276 for (i = 0; i < sc->num_cpus; i++) {
277 SysBusDevice *sbd = SYS_BUS_DEVICE(&s->a7mpcore);
278 DeviceState *d = DEVICE(qemu_get_cpu(i));
279
280 irq = qdev_get_gpio_in(d, ARM_CPU_IRQ);
281 sysbus_connect_irq(sbd, i, irq);
282 irq = qdev_get_gpio_in(d, ARM_CPU_FIQ);
283 sysbus_connect_irq(sbd, i + sc->num_cpus, irq);
284 irq = qdev_get_gpio_in(d, ARM_CPU_VIRQ);
285 sysbus_connect_irq(sbd, i + 2 * sc->num_cpus, irq);
286 irq = qdev_get_gpio_in(d, ARM_CPU_VFIQ);
287 sysbus_connect_irq(sbd, i + 3 * sc->num_cpus, irq);
288 }
289
290 /* SRAM */
291 memory_region_init_ram(&s->sram, OBJECT(dev), "aspeed.sram",
292 sc->sram_size, &err);
293 if (err) {
294 error_propagate(errp, err);
295 return;
296 }
297 memory_region_add_subregion(get_system_memory(),
298 sc->memmap[ASPEED_DEV_SRAM], &s->sram);
299
300 /* SCU */
301 if (!sysbus_realize(SYS_BUS_DEVICE(&s->scu), errp)) {
302 return;
303 }
304 sysbus_mmio_map(SYS_BUS_DEVICE(&s->scu), 0, sc->memmap[ASPEED_DEV_SCU]);
305
306 /* RTC */
307 if (!sysbus_realize(SYS_BUS_DEVICE(&s->rtc), errp)) {
308 return;
309 }
310 sysbus_mmio_map(SYS_BUS_DEVICE(&s->rtc), 0, sc->memmap[ASPEED_DEV_RTC]);
311 sysbus_connect_irq(SYS_BUS_DEVICE(&s->rtc), 0,
312 aspeed_soc_get_irq(s, ASPEED_DEV_RTC));
313
314 /* Timer */
315 object_property_set_link(OBJECT(&s->timerctrl), "scu", OBJECT(&s->scu),
316 &error_abort);
317 if (!sysbus_realize(SYS_BUS_DEVICE(&s->timerctrl), errp)) {
318 return;
319 }
320 sysbus_mmio_map(SYS_BUS_DEVICE(&s->timerctrl), 0,
321 sc->memmap[ASPEED_DEV_TIMER1]);
322 for (i = 0; i < ASPEED_TIMER_NR_TIMERS; i++) {
323 qemu_irq irq = aspeed_soc_get_irq(s, ASPEED_DEV_TIMER1 + i);
324 sysbus_connect_irq(SYS_BUS_DEVICE(&s->timerctrl), i, irq);
325 }
326
327 /* UART - attach an 8250 to the IO space as our UART5 */
328 serial_mm_init(get_system_memory(), sc->memmap[ASPEED_DEV_UART5], 2,
329 aspeed_soc_get_irq(s, ASPEED_DEV_UART5),
330 38400, serial_hd(0), DEVICE_LITTLE_ENDIAN);
331
332 /* I2C */
333 object_property_set_link(OBJECT(&s->i2c), "dram", OBJECT(s->dram_mr),
334 &error_abort);
335 if (!sysbus_realize(SYS_BUS_DEVICE(&s->i2c), errp)) {
336 return;
337 }
338 sysbus_mmio_map(SYS_BUS_DEVICE(&s->i2c), 0, sc->memmap[ASPEED_DEV_I2C]);
339 for (i = 0; i < ASPEED_I2C_GET_CLASS(&s->i2c)->num_busses; i++) {
340 qemu_irq irq = qdev_get_gpio_in(DEVICE(&s->a7mpcore),
341 sc->irqmap[ASPEED_DEV_I2C] + i);
342 /*
343 * The AST2600 SoC has one IRQ per I2C bus. Skip the common
344 * IRQ (AST2400 and AST2500) and connect all bussses.
345 */
346 sysbus_connect_irq(SYS_BUS_DEVICE(&s->i2c), i + 1, irq);
347 }
348
349 /* FMC, The number of CS is set at the board level */
350 object_property_set_link(OBJECT(&s->fmc), "dram", OBJECT(s->dram_mr),
351 &error_abort);
352 if (!object_property_set_int(OBJECT(&s->fmc), "sdram-base",
353 sc->memmap[ASPEED_DEV_SDRAM], errp)) {
354 return;
355 }
356 if (!sysbus_realize(SYS_BUS_DEVICE(&s->fmc), errp)) {
357 return;
358 }
359 sysbus_mmio_map(SYS_BUS_DEVICE(&s->fmc), 0, sc->memmap[ASPEED_DEV_FMC]);
360 sysbus_mmio_map(SYS_BUS_DEVICE(&s->fmc), 1,
361 s->fmc.ctrl->flash_window_base);
362 sysbus_connect_irq(SYS_BUS_DEVICE(&s->fmc), 0,
363 aspeed_soc_get_irq(s, ASPEED_DEV_FMC));
364
365 /* SPI */
366 for (i = 0; i < sc->spis_num; i++) {
367 object_property_set_link(OBJECT(&s->spi[i]), "dram",
368 OBJECT(s->dram_mr), &error_abort);
369 object_property_set_int(OBJECT(&s->spi[i]), "num-cs", 1, &error_abort);
370 if (!sysbus_realize(SYS_BUS_DEVICE(&s->spi[i]), errp)) {
371 return;
372 }
373 sysbus_mmio_map(SYS_BUS_DEVICE(&s->spi[i]), 0,
374 sc->memmap[ASPEED_DEV_SPI1 + i]);
375 sysbus_mmio_map(SYS_BUS_DEVICE(&s->spi[i]), 1,
376 s->spi[i].ctrl->flash_window_base);
377 }
378
379 /* EHCI */
380 for (i = 0; i < sc->ehcis_num; i++) {
381 if (!sysbus_realize(SYS_BUS_DEVICE(&s->ehci[i]), errp)) {
382 return;
383 }
384 sysbus_mmio_map(SYS_BUS_DEVICE(&s->ehci[i]), 0,
385 sc->memmap[ASPEED_DEV_EHCI1 + i]);
386 sysbus_connect_irq(SYS_BUS_DEVICE(&s->ehci[i]), 0,
387 aspeed_soc_get_irq(s, ASPEED_DEV_EHCI1 + i));
388 }
389
390 /* SDMC - SDRAM Memory Controller */
391 if (!sysbus_realize(SYS_BUS_DEVICE(&s->sdmc), errp)) {
392 return;
393 }
394 sysbus_mmio_map(SYS_BUS_DEVICE(&s->sdmc), 0, sc->memmap[ASPEED_DEV_SDMC]);
395
396 /* Watch dog */
397 for (i = 0; i < sc->wdts_num; i++) {
398 AspeedWDTClass *awc = ASPEED_WDT_GET_CLASS(&s->wdt[i]);
399
400 object_property_set_link(OBJECT(&s->wdt[i]), "scu", OBJECT(&s->scu),
401 &error_abort);
402 if (!sysbus_realize(SYS_BUS_DEVICE(&s->wdt[i]), errp)) {
403 return;
404 }
405 sysbus_mmio_map(SYS_BUS_DEVICE(&s->wdt[i]), 0,
406 sc->memmap[ASPEED_DEV_WDT] + i * awc->offset);
407 }
408
409 /* Net */
410 for (i = 0; i < sc->macs_num; i++) {
411 object_property_set_bool(OBJECT(&s->ftgmac100[i]), "aspeed", true,
412 &error_abort);
413 if (!sysbus_realize(SYS_BUS_DEVICE(&s->ftgmac100[i]), errp)) {
414 return;
415 }
416 sysbus_mmio_map(SYS_BUS_DEVICE(&s->ftgmac100[i]), 0,
417 sc->memmap[ASPEED_DEV_ETH1 + i]);
418 sysbus_connect_irq(SYS_BUS_DEVICE(&s->ftgmac100[i]), 0,
419 aspeed_soc_get_irq(s, ASPEED_DEV_ETH1 + i));
420
421 object_property_set_link(OBJECT(&s->mii[i]), "nic",
422 OBJECT(&s->ftgmac100[i]), &error_abort);
423 if (!sysbus_realize(SYS_BUS_DEVICE(&s->mii[i]), errp)) {
424 return;
425 }
426
427 sysbus_mmio_map(SYS_BUS_DEVICE(&s->mii[i]), 0,
428 sc->memmap[ASPEED_DEV_MII1 + i]);
429 }
430
431 /* XDMA */
432 if (!sysbus_realize(SYS_BUS_DEVICE(&s->xdma), errp)) {
433 return;
434 }
435 sysbus_mmio_map(SYS_BUS_DEVICE(&s->xdma), 0,
436 sc->memmap[ASPEED_DEV_XDMA]);
437 sysbus_connect_irq(SYS_BUS_DEVICE(&s->xdma), 0,
438 aspeed_soc_get_irq(s, ASPEED_DEV_XDMA));
439
440 /* GPIO */
441 if (!sysbus_realize(SYS_BUS_DEVICE(&s->gpio), errp)) {
442 return;
443 }
444 sysbus_mmio_map(SYS_BUS_DEVICE(&s->gpio), 0, sc->memmap[ASPEED_DEV_GPIO]);
445 sysbus_connect_irq(SYS_BUS_DEVICE(&s->gpio), 0,
446 aspeed_soc_get_irq(s, ASPEED_DEV_GPIO));
447
448 if (!sysbus_realize(SYS_BUS_DEVICE(&s->gpio_1_8v), errp)) {
449 return;
450 }
451 sysbus_mmio_map(SYS_BUS_DEVICE(&s->gpio_1_8v), 0,
452 sc->memmap[ASPEED_DEV_GPIO_1_8V]);
453 sysbus_connect_irq(SYS_BUS_DEVICE(&s->gpio_1_8v), 0,
454 aspeed_soc_get_irq(s, ASPEED_DEV_GPIO_1_8V));
455
456 /* SDHCI */
457 if (!sysbus_realize(SYS_BUS_DEVICE(&s->sdhci), errp)) {
458 return;
459 }
460 sysbus_mmio_map(SYS_BUS_DEVICE(&s->sdhci), 0,
461 sc->memmap[ASPEED_DEV_SDHCI]);
462 sysbus_connect_irq(SYS_BUS_DEVICE(&s->sdhci), 0,
463 aspeed_soc_get_irq(s, ASPEED_DEV_SDHCI));
464
465 /* eMMC */
466 if (!sysbus_realize(SYS_BUS_DEVICE(&s->emmc), errp)) {
467 return;
468 }
469 sysbus_mmio_map(SYS_BUS_DEVICE(&s->emmc), 0, sc->memmap[ASPEED_DEV_EMMC]);
470 sysbus_connect_irq(SYS_BUS_DEVICE(&s->emmc), 0,
471 aspeed_soc_get_irq(s, ASPEED_DEV_EMMC));
472 }
473
474 static void aspeed_soc_ast2600_class_init(ObjectClass *oc, void *data)
475 {
476 DeviceClass *dc = DEVICE_CLASS(oc);
477 AspeedSoCClass *sc = ASPEED_SOC_CLASS(oc);
478
479 dc->realize = aspeed_soc_ast2600_realize;
480
481 sc->name = "ast2600-a1";
482 sc->cpu_type = ARM_CPU_TYPE_NAME("cortex-a7");
483 sc->silicon_rev = AST2600_A1_SILICON_REV;
484 sc->sram_size = 0x10000;
485 sc->spis_num = 2;
486 sc->ehcis_num = 2;
487 sc->wdts_num = 4;
488 sc->macs_num = 4;
489 sc->irqmap = aspeed_soc_ast2600_irqmap;
490 sc->memmap = aspeed_soc_ast2600_memmap;
491 sc->num_cpus = 2;
492 }
493
494 static const TypeInfo aspeed_soc_ast2600_type_info = {
495 .name = "ast2600-a1",
496 .parent = TYPE_ASPEED_SOC,
497 .instance_size = sizeof(AspeedSoCState),
498 .instance_init = aspeed_soc_ast2600_init,
499 .class_init = aspeed_soc_ast2600_class_init,
500 .class_size = sizeof(AspeedSoCClass),
501 };
502
503 static void aspeed_soc_register_types(void)
504 {
505 type_register_static(&aspeed_soc_ast2600_type_info);
506 };
507
508 type_init(aspeed_soc_register_types)
AR7 emulation for QEMU