?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
s390x: upgrade status of KVM cores to "supported"
[qemu/ar7.git] / hw / mips / mips_fulong2e.c
blob02549d5c7ef554fc4654ca31bf665db3bff54739
1 /*
2 * QEMU fulong 2e mini pc support
3 *
4 * Copyright (c) 2008 yajin (yajin@vm-kernel.org)
5 * Copyright (c) 2009 chenming (chenming@rdc.faw.com.cn)
6 * Copyright (c) 2010 Huacai Chen (zltjiangshi@gmail.com)
7 * This code is licensed under the GNU GPL v2.
8 *
9 * Contributions after 2012-01-13 are licensed under the terms of the
10 * GNU GPL, version 2 or (at your option) any later version.
11 */
12
13 /*
14 * Fulong 2e mini pc is based on ICT/ST Loongson 2e CPU (MIPS III like, 800MHz)
15 * http://www.linux-mips.org/wiki/Fulong
16 *
17 * Loongson 2e user manual:
18 * http://www.loongsondeveloper.com/doc/Loongson2EUserGuide.pdf
19 */
20
21 #include "qemu/osdep.h"
22 #include "qemu/units.h"
23 #include "qapi/error.h"
24 #include "hw/hw.h"
25 #include "hw/i386/pc.h"
26 #include "hw/dma/i8257.h"
27 #include "hw/isa/superio.h"
28 #include "net/net.h"
29 #include "hw/boards.h"
30 #include "hw/i2c/smbus.h"
31 #include "hw/block/flash.h"
32 #include "hw/mips/mips.h"
33 #include "hw/mips/cpudevs.h"
34 #include "hw/pci/pci.h"
35 #include "audio/audio.h"
36 #include "qemu/log.h"
37 #include "hw/loader.h"
38 #include "hw/mips/bios.h"
39 #include "hw/ide.h"
40 #include "elf.h"
41 #include "hw/isa/vt82c686.h"
42 #include "hw/timer/mc146818rtc.h"
43 #include "hw/timer/i8254.h"
44 #include "exec/address-spaces.h"
45 #include "sysemu/qtest.h"
46 #include "qemu/error-report.h"
47
48 #define DEBUG_FULONG2E_INIT
49
50 #define ENVP_ADDR 0x80002000l
51 #define ENVP_NB_ENTRIES 16
52 #define ENVP_ENTRY_SIZE 256
53
54 #define MAX_IDE_BUS 2
55
56 /*
57 * PMON is not part of qemu and released with BSD license, anyone
58 * who want to build a pmon binary please first git-clone the source
59 * from the git repository at:
60 * http://www.loongson.cn/support/git/pmon
61 * Then follow the "Compile Guide" available at:
62 * http://dev.lemote.com/code/pmon
63 *
64 * Notes:
65 * 1, don't use the source at http://dev.lemote.com/http_git/pmon.git
66 * 2, use "Bonito2edev" to replace "dir_corresponding_to_your_target_hardware"
67 * in the "Compile Guide".
68 */
69 #define FULONG_BIOSNAME "pmon_fulong2e.bin"
70
71 /* PCI SLOT in fulong 2e */
72 #define FULONG2E_VIA_SLOT 5
73 #define FULONG2E_ATI_SLOT 6
74 #define FULONG2E_RTL8139_SLOT 7
75
76 static struct _loaderparams {
77 int ram_size;
78 const char *kernel_filename;
79 const char *kernel_cmdline;
80 const char *initrd_filename;
81 } loaderparams;
82
83 static void GCC_FMT_ATTR(3, 4) prom_set(uint32_t* prom_buf, int index,
84 const char *string, ...)
85 {
86 va_list ap;
87 int32_t table_addr;
88
89 if (index >= ENVP_NB_ENTRIES)
90 return;
91
92 if (string == NULL) {
93 prom_buf[index] = 0;
94 return;
95 }
96
97 table_addr = sizeof(int32_t) * ENVP_NB_ENTRIES + index * ENVP_ENTRY_SIZE;
98 prom_buf[index] = tswap32(ENVP_ADDR + table_addr);
99
100 va_start(ap, string);
101 vsnprintf((char *)prom_buf + table_addr, ENVP_ENTRY_SIZE, string, ap);
102 va_end(ap);
103 }
104
105 static int64_t load_kernel (CPUMIPSState *env)
106 {
107 int64_t kernel_entry, kernel_low, kernel_high, initrd_size;
108 int index = 0;
109 long kernel_size;
110 ram_addr_t initrd_offset;
111 uint32_t *prom_buf;
112 long prom_size;
113
114 kernel_size = load_elf(loaderparams.kernel_filename, NULL,
115 cpu_mips_kseg0_to_phys, NULL,
116 (uint64_t *)&kernel_entry,
117 (uint64_t *)&kernel_low, (uint64_t *)&kernel_high,
118 0, EM_MIPS, 1, 0);
119 if (kernel_size < 0) {
120 error_report("could not load kernel '%s': %s",
121 loaderparams.kernel_filename,
122 load_elf_strerror(kernel_size));
123 exit(1);
124 }
125
126 /* load initrd */
127 initrd_size = 0;
128 initrd_offset = 0;
129 if (loaderparams.initrd_filename) {
130 initrd_size = get_image_size (loaderparams.initrd_filename);
131 if (initrd_size > 0) {
132 initrd_offset = (kernel_high + ~INITRD_PAGE_MASK) & INITRD_PAGE_MASK;
133 if (initrd_offset + initrd_size > ram_size) {
134 error_report("memory too small for initial ram disk '%s'",
135 loaderparams.initrd_filename);
136 exit(1);
137 }
138 initrd_size = load_image_targphys(loaderparams.initrd_filename,
139 initrd_offset, ram_size - initrd_offset);
140 }
141 if (initrd_size == (target_ulong) -1) {
142 error_report("could not load initial ram disk '%s'",
143 loaderparams.initrd_filename);
144 exit(1);
145 }
146 }
147
148 /* Setup prom parameters. */
149 prom_size = ENVP_NB_ENTRIES * (sizeof(int32_t) + ENVP_ENTRY_SIZE);
150 prom_buf = g_malloc(prom_size);
151
152 prom_set(prom_buf, index++, "%s", loaderparams.kernel_filename);
153 if (initrd_size > 0) {
154 prom_set(prom_buf, index++, "rd_start=0x%" PRIx64 " rd_size=%" PRId64 " %s",
155 cpu_mips_phys_to_kseg0(NULL, initrd_offset), initrd_size,
156 loaderparams.kernel_cmdline);
157 } else {
158 prom_set(prom_buf, index++, "%s", loaderparams.kernel_cmdline);
159 }
160
161 /* Setup minimum environment variables */
162 prom_set(prom_buf, index++, "busclock=33000000");
163 prom_set(prom_buf, index++, "cpuclock=100000000");
164 prom_set(prom_buf, index++, "memsize=%"PRIi64, loaderparams.ram_size / MiB);
165 prom_set(prom_buf, index++, "modetty0=38400n8r");
166 prom_set(prom_buf, index++, NULL);
167
168 rom_add_blob_fixed("prom", prom_buf, prom_size,
169 cpu_mips_kseg0_to_phys(NULL, ENVP_ADDR));
170
171 g_free(prom_buf);
172 return kernel_entry;
173 }
174
175 static void write_bootloader (CPUMIPSState *env, uint8_t *base, int64_t kernel_addr)
176 {
177 uint32_t *p;
178
179 /* Small bootloader */
180 p = (uint32_t *) base;
181
182 stl_p(p++, 0x0bf00010); /* j 0x1fc00040 */
183 stl_p(p++, 0x00000000); /* nop */
184
185 /* Second part of the bootloader */
186 p = (uint32_t *) (base + 0x040);
187
188 stl_p(p++, 0x3c040000); /* lui a0, 0 */
189 stl_p(p++, 0x34840002); /* ori a0, a0, 2 */
190 stl_p(p++, 0x3c050000 | ((ENVP_ADDR >> 16) & 0xffff)); /* lui a1, high(ENVP_ADDR) */
191 stl_p(p++, 0x34a50000 | (ENVP_ADDR & 0xffff)); /* ori a1, a0, low(ENVP_ADDR) */
192 stl_p(p++, 0x3c060000 | (((ENVP_ADDR + 8) >> 16) & 0xffff)); /* lui a2, high(ENVP_ADDR + 8) */
193 stl_p(p++, 0x34c60000 | ((ENVP_ADDR + 8) & 0xffff)); /* ori a2, a2, low(ENVP_ADDR + 8) */
194 stl_p(p++, 0x3c070000 | (loaderparams.ram_size >> 16)); /* lui a3, high(env->ram_size) */
195 stl_p(p++, 0x34e70000 | (loaderparams.ram_size & 0xffff)); /* ori a3, a3, low(env->ram_size) */
196 stl_p(p++, 0x3c1f0000 | ((kernel_addr >> 16) & 0xffff)); /* lui ra, high(kernel_addr) */;
197 stl_p(p++, 0x37ff0000 | (kernel_addr & 0xffff)); /* ori ra, ra, low(kernel_addr) */
198 stl_p(p++, 0x03e00008); /* jr ra */
199 stl_p(p++, 0x00000000); /* nop */
200 }
201
202
203 static void main_cpu_reset(void *opaque)
204 {
205 MIPSCPU *cpu = opaque;
206 CPUMIPSState *env = &cpu->env;
207
208 cpu_reset(CPU(cpu));
209 /* TODO: 2E reset stuff */
210 if (loaderparams.kernel_filename) {
211 env->CP0_Status &= ~((1 << CP0St_BEV) | (1 << CP0St_ERL));
212 }
213 }
214
215 static const uint8_t eeprom_spd[0x80] = {
216 0x80,0x08,0x07,0x0d,0x09,0x02,0x40,0x00,0x04,0x70,
217 0x70,0x00,0x82,0x10,0x00,0x01,0x0e,0x04,0x0c,0x01,
218 0x02,0x20,0x80,0x75,0x70,0x00,0x00,0x50,0x3c,0x50,
219 0x2d,0x20,0xb0,0xb0,0x50,0x50,0x00,0x00,0x00,0x00,
220 0x00,0x41,0x48,0x3c,0x32,0x75,0x00,0x00,0x00,0x00,
221 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
222 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
223 0x00,0x00,0x00,0x9c,0x7b,0x07,0x00,0x00,0x00,0x00,
224 0x00,0x00,0x00,0x00,0x48,0x42,0x35,0x34,0x41,0x32,
225 0x35,0x36,0x38,0x4b,0x4e,0x2d,0x41,0x37,0x35,0x42,
226 0x20,0x30,0x20
227 };
228
229 static void vt82c686b_southbridge_init(PCIBus *pci_bus, int slot, qemu_irq intc,
230 I2CBus **i2c_bus, ISABus **p_isa_bus)
231 {
232 qemu_irq *i8259;
233 ISABus *isa_bus;
234 DriveInfo *hd[MAX_IDE_BUS * MAX_IDE_DEVS];
235
236 isa_bus = vt82c686b_isa_init(pci_bus, PCI_DEVFN(slot, 0));
237 if (!isa_bus) {
238 fprintf(stderr, "vt82c686b_init error\n");
239 exit(1);
240 }
241 *p_isa_bus = isa_bus;
242 /* Interrupt controller */
243 /* The 8259 -> IP5 */
244 i8259 = i8259_init(isa_bus, intc);
245 isa_bus_irqs(isa_bus, i8259);
246 /* init other devices */
247 i8254_pit_init(isa_bus, 0x40, 0, NULL);
248 i8257_dma_init(isa_bus, 0);
249 /* Super I/O */
250 isa_create_simple(isa_bus, TYPE_VT82C686B_SUPERIO);
251
252 ide_drive_get(hd, ARRAY_SIZE(hd));
253 via_ide_init(pci_bus, hd, PCI_DEVFN(slot, 1));
254
255 pci_create_simple(pci_bus, PCI_DEVFN(slot, 2), "vt82c686b-usb-uhci");
256 pci_create_simple(pci_bus, PCI_DEVFN(slot, 3), "vt82c686b-usb-uhci");
257
258 *i2c_bus = vt82c686b_pm_init(pci_bus, PCI_DEVFN(slot, 4), 0xeee1, NULL);
259
260 /* Audio support */
261 vt82c686b_ac97_init(pci_bus, PCI_DEVFN(slot, 5));
262 vt82c686b_mc97_init(pci_bus, PCI_DEVFN(slot, 6));
263 }
264
265 /* Network support */
266 static void network_init (PCIBus *pci_bus)
267 {
268 int i;
269
270 for(i = 0; i < nb_nics; i++) {
271 NICInfo *nd = &nd_table[i];
272 const char *default_devaddr = NULL;
273
274 if (i == 0 && (!nd->model || strcmp(nd->model, "rtl8139") == 0)) {
275 /* The fulong board has a RTL8139 card using PCI SLOT 7 */
276 default_devaddr = "07";
277 }
278
279 pci_nic_init_nofail(nd, pci_bus, "rtl8139", default_devaddr);
280 }
281 }
282
283 static void mips_fulong2e_init(MachineState *machine)
284 {
285 ram_addr_t ram_size = machine->ram_size;
286 const char *kernel_filename = machine->kernel_filename;
287 const char *kernel_cmdline = machine->kernel_cmdline;
288 const char *initrd_filename = machine->initrd_filename;
289 char *filename;
290 MemoryRegion *address_space_mem = get_system_memory();
291 MemoryRegion *ram = g_new(MemoryRegion, 1);
292 MemoryRegion *bios = g_new(MemoryRegion, 1);
293 long bios_size;
294 int64_t kernel_entry;
295 PCIBus *pci_bus;
296 ISABus *isa_bus;
297 I2CBus *smbus;
298 MIPSCPU *cpu;
299 CPUMIPSState *env;
300
301 /* init CPUs */
302 cpu = MIPS_CPU(cpu_create(machine->cpu_type));
303 env = &cpu->env;
304
305 qemu_register_reset(main_cpu_reset, cpu);
306
307 /* fulong 2e has 256M ram. */
308 ram_size = 256 * MiB;
309
310 /* fulong 2e has a 1M flash.Winbond W39L040AP70Z */
311 bios_size = 1 * MiB;
312
313 /* allocate RAM */
314 memory_region_allocate_system_memory(ram, NULL, "fulong2e.ram", ram_size);
315 memory_region_init_ram(bios, NULL, "fulong2e.bios", bios_size,
316 &error_fatal);
317 memory_region_set_readonly(bios, true);
318
319 memory_region_add_subregion(address_space_mem, 0, ram);
320 memory_region_add_subregion(address_space_mem, 0x1fc00000LL, bios);
321
322 /* We do not support flash operation, just loading pmon.bin as raw BIOS.
323 * Please use -L to set the BIOS path and -bios to set bios name. */
324
325 if (kernel_filename) {
326 loaderparams.ram_size = ram_size;
327 loaderparams.kernel_filename = kernel_filename;
328 loaderparams.kernel_cmdline = kernel_cmdline;
329 loaderparams.initrd_filename = initrd_filename;
330 kernel_entry = load_kernel (env);
331 write_bootloader(env, memory_region_get_ram_ptr(bios), kernel_entry);
332 } else {
333 if (bios_name == NULL) {
334 bios_name = FULONG_BIOSNAME;
335 }
336 filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name);
337 if (filename) {
338 bios_size = load_image_targphys(filename, 0x1fc00000LL,
339 BIOS_SIZE);
340 g_free(filename);
341 } else {
342 bios_size = -1;
343 }
344
345 if ((bios_size < 0 || bios_size > BIOS_SIZE) &&
346 !kernel_filename && !qtest_enabled()) {
347 error_report("Could not load MIPS bios '%s'", bios_name);
348 exit(1);
349 }
350 }
351
352 /* Init internal devices */
353 cpu_mips_irq_init_cpu(cpu);
354 cpu_mips_clock_init(cpu);
355
356 /* North bridge, Bonito --> IP2 */
357 pci_bus = bonito_init((qemu_irq *)&(env->irq[2]));
358
359 /* South bridge -> IP5 */
360 vt82c686b_southbridge_init(pci_bus, FULONG2E_VIA_SLOT, env->irq[5],
361 &smbus, &isa_bus);
362
363 /* TODO: Populate SPD eeprom data. */
364 smbus_eeprom_init(smbus, 1, eeprom_spd, sizeof(eeprom_spd));
365
366 mc146818_rtc_init(isa_bus, 2000, NULL);
367
368 /* Network card: RTL8139D */
369 network_init(pci_bus);
370 }
371
372 static void mips_fulong2e_machine_init(MachineClass *mc)
373 {
374 mc->desc = "Fulong 2e mini pc";
375 mc->init = mips_fulong2e_init;
376 mc->block_default_type = IF_IDE;
377 mc->default_cpu_type = MIPS_CPU_TYPE_NAME("Loongson-2E");
378 }
379
380 DEFINE_MACHINE("fulong2e", mips_fulong2e_machine_init)
AR7 emulation for QEMU