?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
linux-user: Support for restarting system calls for ARM targets
[qemu.git] / linux-user / main.c
blob7916efc0e25322def10967049ba59c552f2b4ceb
1 /*
2 * qemu user main
3 *
4 * Copyright (c) 2003-2008 Fabrice Bellard
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, see <http://www.gnu.org/licenses/>.
18 */
19 #include "qemu/osdep.h"
20 #include <sys/mman.h>
21 #include <sys/syscall.h>
22 #include <sys/resource.h>
23
24 #include "qemu.h"
25 #include "qemu/path.h"
26 #include "qemu/cutils.h"
27 #include "qemu/help_option.h"
28 #include "cpu.h"
29 #include "exec/exec-all.h"
30 #include "tcg.h"
31 #include "qemu/timer.h"
32 #include "qemu/envlist.h"
33 #include "elf.h"
34 #include "exec/log.h"
35
36 char *exec_path;
37
38 int singlestep;
39 static const char *filename;
40 static const char *argv0;
41 static int gdbstub_port;
42 static envlist_t *envlist;
43 static const char *cpu_model;
44 unsigned long mmap_min_addr;
45 unsigned long guest_base;
46 int have_guest_base;
47
48 #define EXCP_DUMP(env, fmt, ...) \
49 do { \
50 CPUState *cs = ENV_GET_CPU(env); \
51 fprintf(stderr, fmt , ## __VA_ARGS__); \
52 cpu_dump_state(cs, stderr, fprintf, 0); \
53 if (qemu_log_separate()) { \
54 qemu_log(fmt, ## __VA_ARGS__); \
55 log_cpu_state(cs, 0); \
56 } \
57 } while (0)
58
59 #if (TARGET_LONG_BITS == 32) && (HOST_LONG_BITS == 64)
60 /*
61 * When running 32-on-64 we should make sure we can fit all of the possible
62 * guest address space into a contiguous chunk of virtual host memory.
63 *
64 * This way we will never overlap with our own libraries or binaries or stack
65 * or anything else that QEMU maps.
66 */
67 # ifdef TARGET_MIPS
68 /* MIPS only supports 31 bits of virtual address space for user space */
69 unsigned long reserved_va = 0x77000000;
70 # else
71 unsigned long reserved_va = 0xf7000000;
72 # endif
73 #else
74 unsigned long reserved_va;
75 #endif
76
77 static void usage(int exitcode);
78
79 static const char *interp_prefix = CONFIG_QEMU_INTERP_PREFIX;
80 const char *qemu_uname_release;
81
82 /* XXX: on x86 MAP_GROWSDOWN only works if ESP <= address + 32, so
83 we allocate a bigger stack. Need a better solution, for example
84 by remapping the process stack directly at the right place */
85 unsigned long guest_stack_size = 8 * 1024 * 1024UL;
86
87 void gemu_log(const char *fmt, ...)
88 {
89 va_list ap;
90
91 va_start(ap, fmt);
92 vfprintf(stderr, fmt, ap);
93 va_end(ap);
94 }
95
96 #if defined(TARGET_I386)
97 int cpu_get_pic_interrupt(CPUX86State *env)
98 {
99 return -1;
100 }
101 #endif
102
103 /***********************************************************/
104 /* Helper routines for implementing atomic operations. */
105
106 /* To implement exclusive operations we force all cpus to syncronise.
107 We don't require a full sync, only that no cpus are executing guest code.
108 The alternative is to map target atomic ops onto host equivalents,
109 which requires quite a lot of per host/target work. */
110 static pthread_mutex_t cpu_list_mutex = PTHREAD_MUTEX_INITIALIZER;
111 static pthread_mutex_t exclusive_lock = PTHREAD_MUTEX_INITIALIZER;
112 static pthread_cond_t exclusive_cond = PTHREAD_COND_INITIALIZER;
113 static pthread_cond_t exclusive_resume = PTHREAD_COND_INITIALIZER;
114 static int pending_cpus;
115
116 /* Make sure everything is in a consistent state for calling fork(). */
117 void fork_start(void)
118 {
119 qemu_mutex_lock(&tcg_ctx.tb_ctx.tb_lock);
120 pthread_mutex_lock(&exclusive_lock);
121 mmap_fork_start();
122 }
123
124 void fork_end(int child)
125 {
126 mmap_fork_end(child);
127 if (child) {
128 CPUState *cpu, *next_cpu;
129 /* Child processes created by fork() only have a single thread.
130 Discard information about the parent threads. */
131 CPU_FOREACH_SAFE(cpu, next_cpu) {
132 if (cpu != thread_cpu) {
133 QTAILQ_REMOVE(&cpus, thread_cpu, node);
134 }
135 }
136 pending_cpus = 0;
137 pthread_mutex_init(&exclusive_lock, NULL);
138 pthread_mutex_init(&cpu_list_mutex, NULL);
139 pthread_cond_init(&exclusive_cond, NULL);
140 pthread_cond_init(&exclusive_resume, NULL);
141 qemu_mutex_init(&tcg_ctx.tb_ctx.tb_lock);
142 gdbserver_fork(thread_cpu);
143 } else {
144 pthread_mutex_unlock(&exclusive_lock);
145 qemu_mutex_unlock(&tcg_ctx.tb_ctx.tb_lock);
146 }
147 }
148
149 /* Wait for pending exclusive operations to complete. The exclusive lock
150 must be held. */
151 static inline void exclusive_idle(void)
152 {
153 while (pending_cpus) {
154 pthread_cond_wait(&exclusive_resume, &exclusive_lock);
155 }
156 }
157
158 /* Start an exclusive operation.
159 Must only be called from outside cpu_arm_exec. */
160 static inline void start_exclusive(void)
161 {
162 CPUState *other_cpu;
163
164 pthread_mutex_lock(&exclusive_lock);
165 exclusive_idle();
166
167 pending_cpus = 1;
168 /* Make all other cpus stop executing. */
169 CPU_FOREACH(other_cpu) {
170 if (other_cpu->running) {
171 pending_cpus++;
172 cpu_exit(other_cpu);
173 }
174 }
175 if (pending_cpus > 1) {
176 pthread_cond_wait(&exclusive_cond, &exclusive_lock);
177 }
178 }
179
180 /* Finish an exclusive operation. */
181 static inline void __attribute__((unused)) end_exclusive(void)
182 {
183 pending_cpus = 0;
184 pthread_cond_broadcast(&exclusive_resume);
185 pthread_mutex_unlock(&exclusive_lock);
186 }
187
188 /* Wait for exclusive ops to finish, and begin cpu execution. */
189 static inline void cpu_exec_start(CPUState *cpu)
190 {
191 pthread_mutex_lock(&exclusive_lock);
192 exclusive_idle();
193 cpu->running = true;
194 pthread_mutex_unlock(&exclusive_lock);
195 }
196
197 /* Mark cpu as not executing, and release pending exclusive ops. */
198 static inline void cpu_exec_end(CPUState *cpu)
199 {
200 pthread_mutex_lock(&exclusive_lock);
201 cpu->running = false;
202 if (pending_cpus > 1) {
203 pending_cpus--;
204 if (pending_cpus == 1) {
205 pthread_cond_signal(&exclusive_cond);
206 }
207 }
208 exclusive_idle();
209 pthread_mutex_unlock(&exclusive_lock);
210 }
211
212 void cpu_list_lock(void)
213 {
214 pthread_mutex_lock(&cpu_list_mutex);
215 }
216
217 void cpu_list_unlock(void)
218 {
219 pthread_mutex_unlock(&cpu_list_mutex);
220 }
221
222
223 #ifdef TARGET_I386
224 /***********************************************************/
225 /* CPUX86 core interface */
226
227 uint64_t cpu_get_tsc(CPUX86State *env)
228 {
229 return cpu_get_host_ticks();
230 }
231
232 static void write_dt(void *ptr, unsigned long addr, unsigned long limit,
233 int flags)
234 {
235 unsigned int e1, e2;
236 uint32_t *p;
237 e1 = (addr << 16) | (limit & 0xffff);
238 e2 = ((addr >> 16) & 0xff) | (addr & 0xff000000) | (limit & 0x000f0000);
239 e2 |= flags;
240 p = ptr;
241 p[0] = tswap32(e1);
242 p[1] = tswap32(e2);
243 }
244
245 static uint64_t *idt_table;
246 #ifdef TARGET_X86_64
247 static void set_gate64(void *ptr, unsigned int type, unsigned int dpl,
248 uint64_t addr, unsigned int sel)
249 {
250 uint32_t *p, e1, e2;
251 e1 = (addr & 0xffff) | (sel << 16);
252 e2 = (addr & 0xffff0000) | 0x8000 | (dpl << 13) | (type << 8);
253 p = ptr;
254 p[0] = tswap32(e1);
255 p[1] = tswap32(e2);
256 p[2] = tswap32(addr >> 32);
257 p[3] = 0;
258 }
259 /* only dpl matters as we do only user space emulation */
260 static void set_idt(int n, unsigned int dpl)
261 {
262 set_gate64(idt_table + n * 2, 0, dpl, 0, 0);
263 }
264 #else
265 static void set_gate(void *ptr, unsigned int type, unsigned int dpl,
266 uint32_t addr, unsigned int sel)
267 {
268 uint32_t *p, e1, e2;
269 e1 = (addr & 0xffff) | (sel << 16);
270 e2 = (addr & 0xffff0000) | 0x8000 | (dpl << 13) | (type << 8);
271 p = ptr;
272 p[0] = tswap32(e1);
273 p[1] = tswap32(e2);
274 }
275
276 /* only dpl matters as we do only user space emulation */
277 static void set_idt(int n, unsigned int dpl)
278 {
279 set_gate(idt_table + n, 0, dpl, 0, 0);
280 }
281 #endif
282
283 void cpu_loop(CPUX86State *env)
284 {
285 CPUState *cs = CPU(x86_env_get_cpu(env));
286 int trapnr;
287 abi_ulong pc;
288 abi_ulong ret;
289 target_siginfo_t info;
290
291 for(;;) {
292 cpu_exec_start(cs);
293 trapnr = cpu_x86_exec(cs);
294 cpu_exec_end(cs);
295 switch(trapnr) {
296 case 0x80:
297 /* linux syscall from int $0x80 */
298 ret = do_syscall(env,
299 env->regs[R_EAX],
300 env->regs[R_EBX],
301 env->regs[R_ECX],
302 env->regs[R_EDX],
303 env->regs[R_ESI],
304 env->regs[R_EDI],
305 env->regs[R_EBP],
306 0, 0);
307 if (ret == -TARGET_ERESTARTSYS) {
308 env->eip -= 2;
309 } else if (ret != -TARGET_QEMU_ESIGRETURN) {
310 env->regs[R_EAX] = ret;
311 }
312 break;
313 #ifndef TARGET_ABI32
314 case EXCP_SYSCALL:
315 /* linux syscall from syscall instruction */
316 ret = do_syscall(env,
317 env->regs[R_EAX],
318 env->regs[R_EDI],
319 env->regs[R_ESI],
320 env->regs[R_EDX],
321 env->regs[10],
322 env->regs[8],
323 env->regs[9],
324 0, 0);
325 if (ret == -TARGET_ERESTARTSYS) {
326 env->eip -= 2;
327 } else if (ret != -TARGET_QEMU_ESIGRETURN) {
328 env->regs[R_EAX] = ret;
329 }
330 break;
331 #endif
332 case EXCP0B_NOSEG:
333 case EXCP0C_STACK:
334 info.si_signo = TARGET_SIGBUS;
335 info.si_errno = 0;
336 info.si_code = TARGET_SI_KERNEL;
337 info._sifields._sigfault._addr = 0;
338 queue_signal(env, info.si_signo, &info);
339 break;
340 case EXCP0D_GPF:
341 /* XXX: potential problem if ABI32 */
342 #ifndef TARGET_X86_64
343 if (env->eflags & VM_MASK) {
344 handle_vm86_fault(env);
345 } else
346 #endif
347 {
348 info.si_signo = TARGET_SIGSEGV;
349 info.si_errno = 0;
350 info.si_code = TARGET_SI_KERNEL;
351 info._sifields._sigfault._addr = 0;
352 queue_signal(env, info.si_signo, &info);
353 }
354 break;
355 case EXCP0E_PAGE:
356 info.si_signo = TARGET_SIGSEGV;
357 info.si_errno = 0;
358 if (!(env->error_code & 1))
359 info.si_code = TARGET_SEGV_MAPERR;
360 else
361 info.si_code = TARGET_SEGV_ACCERR;
362 info._sifields._sigfault._addr = env->cr[2];
363 queue_signal(env, info.si_signo, &info);
364 break;
365 case EXCP00_DIVZ:
366 #ifndef TARGET_X86_64
367 if (env->eflags & VM_MASK) {
368 handle_vm86_trap(env, trapnr);
369 } else
370 #endif
371 {
372 /* division by zero */
373 info.si_signo = TARGET_SIGFPE;
374 info.si_errno = 0;
375 info.si_code = TARGET_FPE_INTDIV;
376 info._sifields._sigfault._addr = env->eip;
377 queue_signal(env, info.si_signo, &info);
378 }
379 break;
380 case EXCP01_DB:
381 case EXCP03_INT3:
382 #ifndef TARGET_X86_64
383 if (env->eflags & VM_MASK) {
384 handle_vm86_trap(env, trapnr);
385 } else
386 #endif
387 {
388 info.si_signo = TARGET_SIGTRAP;
389 info.si_errno = 0;
390 if (trapnr == EXCP01_DB) {
391 info.si_code = TARGET_TRAP_BRKPT;
392 info._sifields._sigfault._addr = env->eip;
393 } else {
394 info.si_code = TARGET_SI_KERNEL;
395 info._sifields._sigfault._addr = 0;
396 }
397 queue_signal(env, info.si_signo, &info);
398 }
399 break;
400 case EXCP04_INTO:
401 case EXCP05_BOUND:
402 #ifndef TARGET_X86_64
403 if (env->eflags & VM_MASK) {
404 handle_vm86_trap(env, trapnr);
405 } else
406 #endif
407 {
408 info.si_signo = TARGET_SIGSEGV;
409 info.si_errno = 0;
410 info.si_code = TARGET_SI_KERNEL;
411 info._sifields._sigfault._addr = 0;
412 queue_signal(env, info.si_signo, &info);
413 }
414 break;
415 case EXCP06_ILLOP:
416 info.si_signo = TARGET_SIGILL;
417 info.si_errno = 0;
418 info.si_code = TARGET_ILL_ILLOPN;
419 info._sifields._sigfault._addr = env->eip;
420 queue_signal(env, info.si_signo, &info);
421 break;
422 case EXCP_INTERRUPT:
423 /* just indicate that signals should be handled asap */
424 break;
425 case EXCP_DEBUG:
426 {
427 int sig;
428
429 sig = gdb_handlesig(cs, TARGET_SIGTRAP);
430 if (sig)
431 {
432 info.si_signo = sig;
433 info.si_errno = 0;
434 info.si_code = TARGET_TRAP_BRKPT;
435 queue_signal(env, info.si_signo, &info);
436 }
437 }
438 break;
439 default:
440 pc = env->segs[R_CS].base + env->eip;
441 EXCP_DUMP(env, "qemu: 0x%08lx: unhandled CPU exception 0x%x - aborting\n",
442 (long)pc, trapnr);
443 abort();
444 }
445 process_pending_signals(env);
446 }
447 }
448 #endif
449
450 #ifdef TARGET_ARM
451
452 #define get_user_code_u32(x, gaddr, env) \
453 ({ abi_long __r = get_user_u32((x), (gaddr)); \
454 if (!__r && bswap_code(arm_sctlr_b(env))) { \
455 (x) = bswap32(x); \
456 } \
457 __r; \
458 })
459
460 #define get_user_code_u16(x, gaddr, env) \
461 ({ abi_long __r = get_user_u16((x), (gaddr)); \
462 if (!__r && bswap_code(arm_sctlr_b(env))) { \
463 (x) = bswap16(x); \
464 } \
465 __r; \
466 })
467
468 #define get_user_data_u32(x, gaddr, env) \
469 ({ abi_long __r = get_user_u32((x), (gaddr)); \
470 if (!__r && arm_cpu_bswap_data(env)) { \
471 (x) = bswap32(x); \
472 } \
473 __r; \
474 })
475
476 #define get_user_data_u16(x, gaddr, env) \
477 ({ abi_long __r = get_user_u16((x), (gaddr)); \
478 if (!__r && arm_cpu_bswap_data(env)) { \
479 (x) = bswap16(x); \
480 } \
481 __r; \
482 })
483
484 #define put_user_data_u32(x, gaddr, env) \
485 ({ typeof(x) __x = (x); \
486 if (arm_cpu_bswap_data(env)) { \
487 __x = bswap32(__x); \
488 } \
489 put_user_u32(__x, (gaddr)); \
490 })
491
492 #define put_user_data_u16(x, gaddr, env) \
493 ({ typeof(x) __x = (x); \
494 if (arm_cpu_bswap_data(env)) { \
495 __x = bswap16(__x); \
496 } \
497 put_user_u16(__x, (gaddr)); \
498 })
499
500 #ifdef TARGET_ABI32
501 /* Commpage handling -- there is no commpage for AArch64 */
502
503 /*
504 * See the Linux kernel's Documentation/arm/kernel_user_helpers.txt
505 * Input:
506 * r0 = pointer to oldval
507 * r1 = pointer to newval
508 * r2 = pointer to target value
509 *
510 * Output:
511 * r0 = 0 if *ptr was changed, non-0 if no exchange happened
512 * C set if *ptr was changed, clear if no exchange happened
513 *
514 * Note segv's in kernel helpers are a bit tricky, we can set the
515 * data address sensibly but the PC address is just the entry point.
516 */
517 static void arm_kernel_cmpxchg64_helper(CPUARMState *env)
518 {
519 uint64_t oldval, newval, val;
520 uint32_t addr, cpsr;
521 target_siginfo_t info;
522
523 /* Based on the 32 bit code in do_kernel_trap */
524
525 /* XXX: This only works between threads, not between processes.
526 It's probably possible to implement this with native host
527 operations. However things like ldrex/strex are much harder so
528 there's not much point trying. */
529 start_exclusive();
530 cpsr = cpsr_read(env);
531 addr = env->regs[2];
532
533 if (get_user_u64(oldval, env->regs[0])) {
534 env->exception.vaddress = env->regs[0];
535 goto segv;
536 };
537
538 if (get_user_u64(newval, env->regs[1])) {
539 env->exception.vaddress = env->regs[1];
540 goto segv;
541 };
542
543 if (get_user_u64(val, addr)) {
544 env->exception.vaddress = addr;
545 goto segv;
546 }
547
548 if (val == oldval) {
549 val = newval;
550
551 if (put_user_u64(val, addr)) {
552 env->exception.vaddress = addr;
553 goto segv;
554 };
555
556 env->regs[0] = 0;
557 cpsr |= CPSR_C;
558 } else {
559 env->regs[0] = -1;
560 cpsr &= ~CPSR_C;
561 }
562 cpsr_write(env, cpsr, CPSR_C, CPSRWriteByInstr);
563 end_exclusive();
564 return;
565
566 segv:
567 end_exclusive();
568 /* We get the PC of the entry address - which is as good as anything,
569 on a real kernel what you get depends on which mode it uses. */
570 info.si_signo = TARGET_SIGSEGV;
571 info.si_errno = 0;
572 /* XXX: check env->error_code */
573 info.si_code = TARGET_SEGV_MAPERR;
574 info._sifields._sigfault._addr = env->exception.vaddress;
575 queue_signal(env, info.si_signo, &info);
576 }
577
578 /* Handle a jump to the kernel code page. */
579 static int
580 do_kernel_trap(CPUARMState *env)
581 {
582 uint32_t addr;
583 uint32_t cpsr;
584 uint32_t val;
585
586 switch (env->regs[15]) {
587 case 0xffff0fa0: /* __kernel_memory_barrier */
588 /* ??? No-op. Will need to do better for SMP. */
589 break;
590 case 0xffff0fc0: /* __kernel_cmpxchg */
591 /* XXX: This only works between threads, not between processes.
592 It's probably possible to implement this with native host
593 operations. However things like ldrex/strex are much harder so
594 there's not much point trying. */
595 start_exclusive();
596 cpsr = cpsr_read(env);
597 addr = env->regs[2];
598 /* FIXME: This should SEGV if the access fails. */
599 if (get_user_u32(val, addr))
600 val = ~env->regs[0];
601 if (val == env->regs[0]) {
602 val = env->regs[1];
603 /* FIXME: Check for segfaults. */
604 put_user_u32(val, addr);
605 env->regs[0] = 0;
606 cpsr |= CPSR_C;
607 } else {
608 env->regs[0] = -1;
609 cpsr &= ~CPSR_C;
610 }
611 cpsr_write(env, cpsr, CPSR_C, CPSRWriteByInstr);
612 end_exclusive();
613 break;
614 case 0xffff0fe0: /* __kernel_get_tls */
615 env->regs[0] = cpu_get_tls(env);
616 break;
617 case 0xffff0f60: /* __kernel_cmpxchg64 */
618 arm_kernel_cmpxchg64_helper(env);
619 break;
620
621 default:
622 return 1;
623 }
624 /* Jump back to the caller. */
625 addr = env->regs[14];
626 if (addr & 1) {
627 env->thumb = 1;
628 addr &= ~1;
629 }
630 env->regs[15] = addr;
631
632 return 0;
633 }
634
635 /* Store exclusive handling for AArch32 */
636 static int do_strex(CPUARMState *env)
637 {
638 uint64_t val;
639 int size;
640 int rc = 1;
641 int segv = 0;
642 uint32_t addr;
643 start_exclusive();
644 if (env->exclusive_addr != env->exclusive_test) {
645 goto fail;
646 }
647 /* We know we're always AArch32 so the address is in uint32_t range
648 * unless it was the -1 exclusive-monitor-lost value (which won't
649 * match exclusive_test above).
650 */
651 assert(extract64(env->exclusive_addr, 32, 32) == 0);
652 addr = env->exclusive_addr;
653 size = env->exclusive_info & 0xf;
654 switch (size) {
655 case 0:
656 segv = get_user_u8(val, addr);
657 break;
658 case 1:
659 segv = get_user_data_u16(val, addr, env);
660 break;
661 case 2:
662 case 3:
663 segv = get_user_data_u32(val, addr, env);
664 break;
665 default:
666 abort();
667 }
668 if (segv) {
669 env->exception.vaddress = addr;
670 goto done;
671 }
672 if (size == 3) {
673 uint32_t valhi;
674 segv = get_user_data_u32(valhi, addr + 4, env);
675 if (segv) {
676 env->exception.vaddress = addr + 4;
677 goto done;
678 }
679 if (arm_cpu_bswap_data(env)) {
680 val = deposit64((uint64_t)valhi, 32, 32, val);
681 } else {
682 val = deposit64(val, 32, 32, valhi);
683 }
684 }
685 if (val != env->exclusive_val) {
686 goto fail;
687 }
688
689 val = env->regs[(env->exclusive_info >> 8) & 0xf];
690 switch (size) {
691 case 0:
692 segv = put_user_u8(val, addr);
693 break;
694 case 1:
695 segv = put_user_data_u16(val, addr, env);
696 break;
697 case 2:
698 case 3:
699 segv = put_user_data_u32(val, addr, env);
700 break;
701 }
702 if (segv) {
703 env->exception.vaddress = addr;
704 goto done;
705 }
706 if (size == 3) {
707 val = env->regs[(env->exclusive_info >> 12) & 0xf];
708 segv = put_user_data_u32(val, addr + 4, env);
709 if (segv) {
710 env->exception.vaddress = addr + 4;
711 goto done;
712 }
713 }
714 rc = 0;
715 fail:
716 env->regs[15] += 4;
717 env->regs[(env->exclusive_info >> 4) & 0xf] = rc;
718 done:
719 end_exclusive();
720 return segv;
721 }
722
723 void cpu_loop(CPUARMState *env)
724 {
725 CPUState *cs = CPU(arm_env_get_cpu(env));
726 int trapnr;
727 unsigned int n, insn;
728 target_siginfo_t info;
729 uint32_t addr;
730 abi_ulong ret;
731
732 for(;;) {
733 cpu_exec_start(cs);
734 trapnr = cpu_arm_exec(cs);
735 cpu_exec_end(cs);
736 switch(trapnr) {
737 case EXCP_UDEF:
738 {
739 TaskState *ts = cs->opaque;
740 uint32_t opcode;
741 int rc;
742
743 /* we handle the FPU emulation here, as Linux */
744 /* we get the opcode */
745 /* FIXME - what to do if get_user() fails? */
746 get_user_code_u32(opcode, env->regs[15], env);
747
748 rc = EmulateAll(opcode, &ts->fpa, env);
749 if (rc == 0) { /* illegal instruction */
750 info.si_signo = TARGET_SIGILL;
751 info.si_errno = 0;
752 info.si_code = TARGET_ILL_ILLOPN;
753 info._sifields._sigfault._addr = env->regs[15];
754 queue_signal(env, info.si_signo, &info);
755 } else if (rc < 0) { /* FP exception */
756 int arm_fpe=0;
757
758 /* translate softfloat flags to FPSR flags */
759 if (-rc & float_flag_invalid)
760 arm_fpe |= BIT_IOC;
761 if (-rc & float_flag_divbyzero)
762 arm_fpe |= BIT_DZC;
763 if (-rc & float_flag_overflow)
764 arm_fpe |= BIT_OFC;
765 if (-rc & float_flag_underflow)
766 arm_fpe |= BIT_UFC;
767 if (-rc & float_flag_inexact)
768 arm_fpe |= BIT_IXC;
769
770 FPSR fpsr = ts->fpa.fpsr;
771 //printf("fpsr 0x%x, arm_fpe 0x%x\n",fpsr,arm_fpe);
772
773 if (fpsr & (arm_fpe << 16)) { /* exception enabled? */
774 info.si_signo = TARGET_SIGFPE;
775 info.si_errno = 0;
776
777 /* ordered by priority, least first */
778 if (arm_fpe & BIT_IXC) info.si_code = TARGET_FPE_FLTRES;
779 if (arm_fpe & BIT_UFC) info.si_code = TARGET_FPE_FLTUND;
780 if (arm_fpe & BIT_OFC) info.si_code = TARGET_FPE_FLTOVF;
781 if (arm_fpe & BIT_DZC) info.si_code = TARGET_FPE_FLTDIV;
782 if (arm_fpe & BIT_IOC) info.si_code = TARGET_FPE_FLTINV;
783
784 info._sifields._sigfault._addr = env->regs[15];
785 queue_signal(env, info.si_signo, &info);
786 } else {
787 env->regs[15] += 4;
788 }
789
790 /* accumulate unenabled exceptions */
791 if ((!(fpsr & BIT_IXE)) && (arm_fpe & BIT_IXC))
792 fpsr |= BIT_IXC;
793 if ((!(fpsr & BIT_UFE)) && (arm_fpe & BIT_UFC))
794 fpsr |= BIT_UFC;
795 if ((!(fpsr & BIT_OFE)) && (arm_fpe & BIT_OFC))
796 fpsr |= BIT_OFC;
797 if ((!(fpsr & BIT_DZE)) && (arm_fpe & BIT_DZC))
798 fpsr |= BIT_DZC;
799 if ((!(fpsr & BIT_IOE)) && (arm_fpe & BIT_IOC))
800 fpsr |= BIT_IOC;
801 ts->fpa.fpsr=fpsr;
802 } else { /* everything OK */
803 /* increment PC */
804 env->regs[15] += 4;
805 }
806 }
807 break;
808 case EXCP_SWI:
809 case EXCP_BKPT:
810 {
811 env->eabi = 1;
812 /* system call */
813 if (trapnr == EXCP_BKPT) {
814 if (env->thumb) {
815 /* FIXME - what to do if get_user() fails? */
816 get_user_code_u16(insn, env->regs[15], env);
817 n = insn & 0xff;
818 env->regs[15] += 2;
819 } else {
820 /* FIXME - what to do if get_user() fails? */
821 get_user_code_u32(insn, env->regs[15], env);
822 n = (insn & 0xf) | ((insn >> 4) & 0xff0);
823 env->regs[15] += 4;
824 }
825 } else {
826 if (env->thumb) {
827 /* FIXME - what to do if get_user() fails? */
828 get_user_code_u16(insn, env->regs[15] - 2, env);
829 n = insn & 0xff;
830 } else {
831 /* FIXME - what to do if get_user() fails? */
832 get_user_code_u32(insn, env->regs[15] - 4, env);
833 n = insn & 0xffffff;
834 }
835 }
836
837 if (n == ARM_NR_cacheflush) {
838 /* nop */
839 } else if (n == ARM_NR_semihosting
840 || n == ARM_NR_thumb_semihosting) {
841 env->regs[0] = do_arm_semihosting (env);
842 } else if (n == 0 || n >= ARM_SYSCALL_BASE || env->thumb) {
843 /* linux syscall */
844 if (env->thumb || n == 0) {
845 n = env->regs[7];
846 } else {
847 n -= ARM_SYSCALL_BASE;
848 env->eabi = 0;
849 }
850 if ( n > ARM_NR_BASE) {
851 switch (n) {
852 case ARM_NR_cacheflush:
853 /* nop */
854 break;
855 case ARM_NR_set_tls:
856 cpu_set_tls(env, env->regs[0]);
857 env->regs[0] = 0;
858 break;
859 case ARM_NR_breakpoint:
860 env->regs[15] -= env->thumb ? 2 : 4;
861 goto excp_debug;
862 default:
863 gemu_log("qemu: Unsupported ARM syscall: 0x%x\n",
864 n);
865 env->regs[0] = -TARGET_ENOSYS;
866 break;
867 }
868 } else {
869 ret = do_syscall(env,
870 n,
871 env->regs[0],
872 env->regs[1],
873 env->regs[2],
874 env->regs[3],
875 env->regs[4],
876 env->regs[5],
877 0, 0);
878 if (ret == -TARGET_ERESTARTSYS) {
879 env->regs[15] -= env->thumb ? 2 : 4;
880 } else if (ret != -TARGET_QEMU_ESIGRETURN) {
881 env->regs[0] = ret;
882 }
883 }
884 } else {
885 goto error;
886 }
887 }
888 break;
889 case EXCP_INTERRUPT:
890 /* just indicate that signals should be handled asap */
891 break;
892 case EXCP_STREX:
893 if (!do_strex(env)) {
894 break;
895 }
896 /* fall through for segv */
897 case EXCP_PREFETCH_ABORT:
898 case EXCP_DATA_ABORT:
899 addr = env->exception.vaddress;
900 {
901 info.si_signo = TARGET_SIGSEGV;
902 info.si_errno = 0;
903 /* XXX: check env->error_code */
904 info.si_code = TARGET_SEGV_MAPERR;
905 info._sifields._sigfault._addr = addr;
906 queue_signal(env, info.si_signo, &info);
907 }
908 break;
909 case EXCP_DEBUG:
910 excp_debug:
911 {
912 int sig;
913
914 sig = gdb_handlesig(cs, TARGET_SIGTRAP);
915 if (sig)
916 {
917 info.si_signo = sig;
918 info.si_errno = 0;
919 info.si_code = TARGET_TRAP_BRKPT;
920 queue_signal(env, info.si_signo, &info);
921 }
922 }
923 break;
924 case EXCP_KERNEL_TRAP:
925 if (do_kernel_trap(env))
926 goto error;
927 break;
928 case EXCP_YIELD:
929 /* nothing to do here for user-mode, just resume guest code */
930 break;
931 default:
932 error:
933 EXCP_DUMP(env, "qemu: unhandled CPU exception 0x%x - aborting\n", trapnr);
934 abort();
935 }
936 process_pending_signals(env);
937 }
938 }
939
940 #else
941
942 /*
943 * Handle AArch64 store-release exclusive
944 *
945 * rs = gets the status result of store exclusive
946 * rt = is the register that is stored
947 * rt2 = is the second register store (in STP)
948 *
949 */
950 static int do_strex_a64(CPUARMState *env)
951 {
952 uint64_t val;
953 int size;
954 bool is_pair;
955 int rc = 1;
956 int segv = 0;
957 uint64_t addr;
958 int rs, rt, rt2;
959
960 start_exclusive();
961 /* size | is_pair << 2 | (rs << 4) | (rt << 9) | (rt2 << 14)); */
962 size = extract32(env->exclusive_info, 0, 2);
963 is_pair = extract32(env->exclusive_info, 2, 1);
964 rs = extract32(env->exclusive_info, 4, 5);
965 rt = extract32(env->exclusive_info, 9, 5);
966 rt2 = extract32(env->exclusive_info, 14, 5);
967
968 addr = env->exclusive_addr;
969
970 if (addr != env->exclusive_test) {
971 goto finish;
972 }
973
974 switch (size) {
975 case 0:
976 segv = get_user_u8(val, addr);
977 break;
978 case 1:
979 segv = get_user_u16(val, addr);
980 break;
981 case 2:
982 segv = get_user_u32(val, addr);
983 break;
984 case 3:
985 segv = get_user_u64(val, addr);
986 break;
987 default:
988 abort();
989 }
990 if (segv) {
991 env->exception.vaddress = addr;
992 goto error;
993 }
994 if (val != env->exclusive_val) {
995 goto finish;
996 }
997 if (is_pair) {
998 if (size == 2) {
999 segv = get_user_u32(val, addr + 4);
1000 } else {
1001 segv = get_user_u64(val, addr + 8);
1002 }
1003 if (segv) {
1004 env->exception.vaddress = addr + (size == 2 ? 4 : 8);
1005 goto error;
1006 }
1007 if (val != env->exclusive_high) {
1008 goto finish;
1009 }
1010 }
1011 /* handle the zero register */
1012 val = rt == 31 ? 0 : env->xregs[rt];
1013 switch (size) {
1014 case 0:
1015 segv = put_user_u8(val, addr);
1016 break;
1017 case 1:
1018 segv = put_user_u16(val, addr);
1019 break;
1020 case 2:
1021 segv = put_user_u32(val, addr);
1022 break;
1023 case 3:
1024 segv = put_user_u64(val, addr);
1025 break;
1026 }
1027 if (segv) {
1028 goto error;
1029 }
1030 if (is_pair) {
1031 /* handle the zero register */
1032 val = rt2 == 31 ? 0 : env->xregs[rt2];
1033 if (size == 2) {
1034 segv = put_user_u32(val, addr + 4);
1035 } else {
1036 segv = put_user_u64(val, addr + 8);
1037 }
1038 if (segv) {
1039 env->exception.vaddress = addr + (size == 2 ? 4 : 8);
1040 goto error;
1041 }
1042 }
1043 rc = 0;
1044 finish:
1045 env->pc += 4;
1046 /* rs == 31 encodes a write to the ZR, thus throwing away
1047 * the status return. This is rather silly but valid.
1048 */
1049 if (rs < 31) {
1050 env->xregs[rs] = rc;
1051 }
1052 error:
1053 /* instruction faulted, PC does not advance */
1054 /* either way a strex releases any exclusive lock we have */
1055 env->exclusive_addr = -1;
1056 end_exclusive();
1057 return segv;
1058 }
1059
1060 /* AArch64 main loop */
1061 void cpu_loop(CPUARMState *env)
1062 {
1063 CPUState *cs = CPU(arm_env_get_cpu(env));
1064 int trapnr, sig;
1065 abi_long ret;
1066 target_siginfo_t info;
1067
1068 for (;;) {
1069 cpu_exec_start(cs);
1070 trapnr = cpu_arm_exec(cs);
1071 cpu_exec_end(cs);
1072
1073 switch (trapnr) {
1074 case EXCP_SWI:
1075 ret = do_syscall(env,
1076 env->xregs[8],
1077 env->xregs[0],
1078 env->xregs[1],
1079 env->xregs[2],
1080 env->xregs[3],
1081 env->xregs[4],
1082 env->xregs[5],
1083 0, 0);
1084 if (ret == -TARGET_ERESTARTSYS) {
1085 env->pc -= 4;
1086 } else if (ret != -TARGET_QEMU_ESIGRETURN) {
1087 env->xregs[0] = ret;
1088 }
1089 break;
1090 case EXCP_INTERRUPT:
1091 /* just indicate that signals should be handled asap */
1092 break;
1093 case EXCP_UDEF:
1094 info.si_signo = TARGET_SIGILL;
1095 info.si_errno = 0;
1096 info.si_code = TARGET_ILL_ILLOPN;
1097 info._sifields._sigfault._addr = env->pc;
1098 queue_signal(env, info.si_signo, &info);
1099 break;
1100 case EXCP_STREX:
1101 if (!do_strex_a64(env)) {
1102 break;
1103 }
1104 /* fall through for segv */
1105 case EXCP_PREFETCH_ABORT:
1106 case EXCP_DATA_ABORT:
1107 info.si_signo = TARGET_SIGSEGV;
1108 info.si_errno = 0;
1109 /* XXX: check env->error_code */
1110 info.si_code = TARGET_SEGV_MAPERR;
1111 info._sifields._sigfault._addr = env->exception.vaddress;
1112 queue_signal(env, info.si_signo, &info);
1113 break;
1114 case EXCP_DEBUG:
1115 case EXCP_BKPT:
1116 sig = gdb_handlesig(cs, TARGET_SIGTRAP);
1117 if (sig) {
1118 info.si_signo = sig;
1119 info.si_errno = 0;
1120 info.si_code = TARGET_TRAP_BRKPT;
1121 queue_signal(env, info.si_signo, &info);
1122 }
1123 break;
1124 case EXCP_SEMIHOST:
1125 env->xregs[0] = do_arm_semihosting(env);
1126 break;
1127 case EXCP_YIELD:
1128 /* nothing to do here for user-mode, just resume guest code */
1129 break;
1130 default:
1131 EXCP_DUMP(env, "qemu: unhandled CPU exception 0x%x - aborting\n", trapnr);
1132 abort();
1133 }
1134 process_pending_signals(env);
1135 /* Exception return on AArch64 always clears the exclusive monitor,
1136 * so any return to running guest code implies this.
1137 * A strex (successful or otherwise) also clears the monitor, so
1138 * we don't need to specialcase EXCP_STREX.
1139 */
1140 env->exclusive_addr = -1;
1141 }
1142 }
1143 #endif /* ndef TARGET_ABI32 */
1144
1145 #endif
1146
1147 #ifdef TARGET_UNICORE32
1148
1149 void cpu_loop(CPUUniCore32State *env)
1150 {
1151 CPUState *cs = CPU(uc32_env_get_cpu(env));
1152 int trapnr;
1153 unsigned int n, insn;
1154 target_siginfo_t info;
1155
1156 for (;;) {
1157 cpu_exec_start(cs);
1158 trapnr = uc32_cpu_exec(cs);
1159 cpu_exec_end(cs);
1160 switch (trapnr) {
1161 case UC32_EXCP_PRIV:
1162 {
1163 /* system call */
1164 get_user_u32(insn, env->regs[31] - 4);
1165 n = insn & 0xffffff;
1166
1167 if (n >= UC32_SYSCALL_BASE) {
1168 /* linux syscall */
1169 n -= UC32_SYSCALL_BASE;
1170 if (n == UC32_SYSCALL_NR_set_tls) {
1171 cpu_set_tls(env, env->regs[0]);
1172 env->regs[0] = 0;
1173 } else {
1174 env->regs[0] = do_syscall(env,
1175 n,
1176 env->regs[0],
1177 env->regs[1],
1178 env->regs[2],
1179 env->regs[3],
1180 env->regs[4],
1181 env->regs[5],
1182 0, 0);
1183 }
1184 } else {
1185 goto error;
1186 }
1187 }
1188 break;
1189 case UC32_EXCP_DTRAP:
1190 case UC32_EXCP_ITRAP:
1191 info.si_signo = TARGET_SIGSEGV;
1192 info.si_errno = 0;
1193 /* XXX: check env->error_code */
1194 info.si_code = TARGET_SEGV_MAPERR;
1195 info._sifields._sigfault._addr = env->cp0.c4_faultaddr;
1196 queue_signal(env, info.si_signo, &info);
1197 break;
1198 case EXCP_INTERRUPT:
1199 /* just indicate that signals should be handled asap */
1200 break;
1201 case EXCP_DEBUG:
1202 {
1203 int sig;
1204
1205 sig = gdb_handlesig(cs, TARGET_SIGTRAP);
1206 if (sig) {
1207 info.si_signo = sig;
1208 info.si_errno = 0;
1209 info.si_code = TARGET_TRAP_BRKPT;
1210 queue_signal(env, info.si_signo, &info);
1211 }
1212 }
1213 break;
1214 default:
1215 goto error;
1216 }
1217 process_pending_signals(env);
1218 }
1219
1220 error:
1221 EXCP_DUMP(env, "qemu: unhandled CPU exception 0x%x - aborting\n", trapnr);
1222 abort();
1223 }
1224 #endif
1225
1226 #ifdef TARGET_SPARC
1227 #define SPARC64_STACK_BIAS 2047
1228
1229 //#define DEBUG_WIN
1230
1231 /* WARNING: dealing with register windows _is_ complicated. More info
1232 can be found at http://www.sics.se/~psm/sparcstack.html */
1233 static inline int get_reg_index(CPUSPARCState *env, int cwp, int index)
1234 {
1235 index = (index + cwp * 16) % (16 * env->nwindows);
1236 /* wrap handling : if cwp is on the last window, then we use the
1237 registers 'after' the end */
1238 if (index < 8 && env->cwp == env->nwindows - 1)
1239 index += 16 * env->nwindows;
1240 return index;
1241 }
1242
1243 /* save the register window 'cwp1' */
1244 static inline void save_window_offset(CPUSPARCState *env, int cwp1)
1245 {
1246 unsigned int i;
1247 abi_ulong sp_ptr;
1248
1249 sp_ptr = env->regbase[get_reg_index(env, cwp1, 6)];
1250 #ifdef TARGET_SPARC64
1251 if (sp_ptr & 3)
1252 sp_ptr += SPARC64_STACK_BIAS;
1253 #endif
1254 #if defined(DEBUG_WIN)
1255 printf("win_overflow: sp_ptr=0x" TARGET_ABI_FMT_lx " save_cwp=%d\n",
1256 sp_ptr, cwp1);
1257 #endif
1258 for(i = 0; i < 16; i++) {
1259 /* FIXME - what to do if put_user() fails? */
1260 put_user_ual(env->regbase[get_reg_index(env, cwp1, 8 + i)], sp_ptr);
1261 sp_ptr += sizeof(abi_ulong);
1262 }
1263 }
1264
1265 static void save_window(CPUSPARCState *env)
1266 {
1267 #ifndef TARGET_SPARC64
1268 unsigned int new_wim;
1269 new_wim = ((env->wim >> 1) | (env->wim << (env->nwindows - 1))) &
1270 ((1LL << env->nwindows) - 1);
1271 save_window_offset(env, cpu_cwp_dec(env, env->cwp - 2));
1272 env->wim = new_wim;
1273 #else
1274 save_window_offset(env, cpu_cwp_dec(env, env->cwp - 2));
1275 env->cansave++;
1276 env->canrestore--;
1277 #endif
1278 }
1279
1280 static void restore_window(CPUSPARCState *env)
1281 {
1282 #ifndef TARGET_SPARC64
1283 unsigned int new_wim;
1284 #endif
1285 unsigned int i, cwp1;
1286 abi_ulong sp_ptr;
1287
1288 #ifndef TARGET_SPARC64
1289 new_wim = ((env->wim << 1) | (env->wim >> (env->nwindows - 1))) &
1290 ((1LL << env->nwindows) - 1);
1291 #endif
1292
1293 /* restore the invalid window */
1294 cwp1 = cpu_cwp_inc(env, env->cwp + 1);
1295 sp_ptr = env->regbase[get_reg_index(env, cwp1, 6)];
1296 #ifdef TARGET_SPARC64
1297 if (sp_ptr & 3)
1298 sp_ptr += SPARC64_STACK_BIAS;
1299 #endif
1300 #if defined(DEBUG_WIN)
1301 printf("win_underflow: sp_ptr=0x" TARGET_ABI_FMT_lx " load_cwp=%d\n",
1302 sp_ptr, cwp1);
1303 #endif
1304 for(i = 0; i < 16; i++) {
1305 /* FIXME - what to do if get_user() fails? */
1306 get_user_ual(env->regbase[get_reg_index(env, cwp1, 8 + i)], sp_ptr);
1307 sp_ptr += sizeof(abi_ulong);
1308 }
1309 #ifdef TARGET_SPARC64
1310 env->canrestore++;
1311 if (env->cleanwin < env->nwindows - 1)
1312 env->cleanwin++;
1313 env->cansave--;
1314 #else
1315 env->wim = new_wim;
1316 #endif
1317 }
1318
1319 static void flush_windows(CPUSPARCState *env)
1320 {
1321 int offset, cwp1;
1322
1323 offset = 1;
1324 for(;;) {
1325 /* if restore would invoke restore_window(), then we can stop */
1326 cwp1 = cpu_cwp_inc(env, env->cwp + offset);
1327 #ifndef TARGET_SPARC64
1328 if (env->wim & (1 << cwp1))
1329 break;
1330 #else
1331 if (env->canrestore == 0)
1332 break;
1333 env->cansave++;
1334 env->canrestore--;
1335 #endif
1336 save_window_offset(env, cwp1);
1337 offset++;
1338 }
1339 cwp1 = cpu_cwp_inc(env, env->cwp + 1);
1340 #ifndef TARGET_SPARC64
1341 /* set wim so that restore will reload the registers */
1342 env->wim = 1 << cwp1;
1343 #endif
1344 #if defined(DEBUG_WIN)
1345 printf("flush_windows: nb=%d\n", offset - 1);
1346 #endif
1347 }
1348
1349 void cpu_loop (CPUSPARCState *env)
1350 {
1351 CPUState *cs = CPU(sparc_env_get_cpu(env));
1352 int trapnr;
1353 abi_long ret;
1354 target_siginfo_t info;
1355
1356 while (1) {
1357 cpu_exec_start(cs);
1358 trapnr = cpu_sparc_exec(cs);
1359 cpu_exec_end(cs);
1360
1361 /* Compute PSR before exposing state. */
1362 if (env->cc_op != CC_OP_FLAGS) {
1363 cpu_get_psr(env);
1364 }
1365
1366 switch (trapnr) {
1367 #ifndef TARGET_SPARC64
1368 case 0x88:
1369 case 0x90:
1370 #else
1371 case 0x110:
1372 case 0x16d:
1373 #endif
1374 ret = do_syscall (env, env->gregs[1],
1375 env->regwptr[0], env->regwptr[1],
1376 env->regwptr[2], env->regwptr[3],
1377 env->regwptr[4], env->regwptr[5],
1378 0, 0);
1379 if ((abi_ulong)ret >= (abi_ulong)(-515)) {
1380 #if defined(TARGET_SPARC64) && !defined(TARGET_ABI32)
1381 env->xcc |= PSR_CARRY;
1382 #else
1383 env->psr |= PSR_CARRY;
1384 #endif
1385 ret = -ret;
1386 } else {
1387 #if defined(TARGET_SPARC64) && !defined(TARGET_ABI32)
1388 env->xcc &= ~PSR_CARRY;
1389 #else
1390 env->psr &= ~PSR_CARRY;
1391 #endif
1392 }
1393 env->regwptr[0] = ret;
1394 /* next instruction */
1395 env->pc = env->npc;
1396 env->npc = env->npc + 4;
1397 break;
1398 case 0x83: /* flush windows */
1399 #ifdef TARGET_ABI32
1400 case 0x103:
1401 #endif
1402 flush_windows(env);
1403 /* next instruction */
1404 env->pc = env->npc;
1405 env->npc = env->npc + 4;
1406 break;
1407 #ifndef TARGET_SPARC64
1408 case TT_WIN_OVF: /* window overflow */
1409 save_window(env);
1410 break;
1411 case TT_WIN_UNF: /* window underflow */
1412 restore_window(env);
1413 break;
1414 case TT_TFAULT:
1415 case TT_DFAULT:
1416 {
1417 info.si_signo = TARGET_SIGSEGV;
1418 info.si_errno = 0;
1419 /* XXX: check env->error_code */
1420 info.si_code = TARGET_SEGV_MAPERR;
1421 info._sifields._sigfault._addr = env->mmuregs[4];
1422 queue_signal(env, info.si_signo, &info);
1423 }
1424 break;
1425 #else
1426 case TT_SPILL: /* window overflow */
1427 save_window(env);
1428 break;
1429 case TT_FILL: /* window underflow */
1430 restore_window(env);
1431 break;
1432 case TT_TFAULT:
1433 case TT_DFAULT:
1434 {
1435 info.si_signo = TARGET_SIGSEGV;
1436 info.si_errno = 0;
1437 /* XXX: check env->error_code */
1438 info.si_code = TARGET_SEGV_MAPERR;
1439 if (trapnr == TT_DFAULT)
1440 info._sifields._sigfault._addr = env->dmmuregs[4];
1441 else
1442 info._sifields._sigfault._addr = cpu_tsptr(env)->tpc;
1443 queue_signal(env, info.si_signo, &info);
1444 }
1445 break;
1446 #ifndef TARGET_ABI32
1447 case 0x16e:
1448 flush_windows(env);
1449 sparc64_get_context(env);
1450 break;
1451 case 0x16f:
1452 flush_windows(env);
1453 sparc64_set_context(env);
1454 break;
1455 #endif
1456 #endif
1457 case EXCP_INTERRUPT:
1458 /* just indicate that signals should be handled asap */
1459 break;
1460 case TT_ILL_INSN:
1461 {
1462 info.si_signo = TARGET_SIGILL;
1463 info.si_errno = 0;
1464 info.si_code = TARGET_ILL_ILLOPC;
1465 info._sifields._sigfault._addr = env->pc;
1466 queue_signal(env, info.si_signo, &info);
1467 }
1468 break;
1469 case EXCP_DEBUG:
1470 {
1471 int sig;
1472
1473 sig = gdb_handlesig(cs, TARGET_SIGTRAP);
1474 if (sig)
1475 {
1476 info.si_signo = sig;
1477 info.si_errno = 0;
1478 info.si_code = TARGET_TRAP_BRKPT;
1479 queue_signal(env, info.si_signo, &info);
1480 }
1481 }
1482 break;
1483 default:
1484 printf ("Unhandled trap: 0x%x\n", trapnr);
1485 cpu_dump_state(cs, stderr, fprintf, 0);
1486 exit(EXIT_FAILURE);
1487 }
1488 process_pending_signals (env);
1489 }
1490 }
1491
1492 #endif
1493
1494 #ifdef TARGET_PPC
1495 static inline uint64_t cpu_ppc_get_tb(CPUPPCState *env)
1496 {
1497 return cpu_get_host_ticks();
1498 }
1499
1500 uint64_t cpu_ppc_load_tbl(CPUPPCState *env)
1501 {
1502 return cpu_ppc_get_tb(env);
1503 }
1504
1505 uint32_t cpu_ppc_load_tbu(CPUPPCState *env)
1506 {
1507 return cpu_ppc_get_tb(env) >> 32;
1508 }
1509
1510 uint64_t cpu_ppc_load_atbl(CPUPPCState *env)
1511 {
1512 return cpu_ppc_get_tb(env);
1513 }
1514
1515 uint32_t cpu_ppc_load_atbu(CPUPPCState *env)
1516 {
1517 return cpu_ppc_get_tb(env) >> 32;
1518 }
1519
1520 uint32_t cpu_ppc601_load_rtcu(CPUPPCState *env)
1521 __attribute__ (( alias ("cpu_ppc_load_tbu") ));
1522
1523 uint32_t cpu_ppc601_load_rtcl(CPUPPCState *env)
1524 {
1525 return cpu_ppc_load_tbl(env) & 0x3FFFFF80;
1526 }
1527
1528 /* XXX: to be fixed */
1529 int ppc_dcr_read (ppc_dcr_t *dcr_env, int dcrn, uint32_t *valp)
1530 {
1531 return -1;
1532 }
1533
1534 int ppc_dcr_write (ppc_dcr_t *dcr_env, int dcrn, uint32_t val)
1535 {
1536 return -1;
1537 }
1538
1539 static int do_store_exclusive(CPUPPCState *env)
1540 {
1541 target_ulong addr;
1542 target_ulong page_addr;
1543 target_ulong val, val2 __attribute__((unused)) = 0;
1544 int flags;
1545 int segv = 0;
1546
1547 addr = env->reserve_ea;
1548 page_addr = addr & TARGET_PAGE_MASK;
1549 start_exclusive();
1550 mmap_lock();
1551 flags = page_get_flags(page_addr);
1552 if ((flags & PAGE_READ) == 0) {
1553 segv = 1;
1554 } else {
1555 int reg = env->reserve_info & 0x1f;
1556 int size = env->reserve_info >> 5;
1557 int stored = 0;
1558
1559 if (addr == env->reserve_addr) {
1560 switch (size) {
1561 case 1: segv = get_user_u8(val, addr); break;
1562 case 2: segv = get_user_u16(val, addr); break;
1563 case 4: segv = get_user_u32(val, addr); break;
1564 #if defined(TARGET_PPC64)
1565 case 8: segv = get_user_u64(val, addr); break;
1566 case 16: {
1567 segv = get_user_u64(val, addr);
1568 if (!segv) {
1569 segv = get_user_u64(val2, addr + 8);
1570 }
1571 break;
1572 }
1573 #endif
1574 default: abort();
1575 }
1576 if (!segv && val == env->reserve_val) {
1577 val = env->gpr[reg];
1578 switch (size) {
1579 case 1: segv = put_user_u8(val, addr); break;
1580 case 2: segv = put_user_u16(val, addr); break;
1581 case 4: segv = put_user_u32(val, addr); break;
1582 #if defined(TARGET_PPC64)
1583 case 8: segv = put_user_u64(val, addr); break;
1584 case 16: {
1585 if (val2 == env->reserve_val2) {
1586 if (msr_le) {
1587 val2 = val;
1588 val = env->gpr[reg+1];
1589 } else {
1590 val2 = env->gpr[reg+1];
1591 }
1592 segv = put_user_u64(val, addr);
1593 if (!segv) {
1594 segv = put_user_u64(val2, addr + 8);
1595 }
1596 }
1597 break;
1598 }
1599 #endif
1600 default: abort();
1601 }
1602 if (!segv) {
1603 stored = 1;
1604 }
1605 }
1606 }
1607 env->crf[0] = (stored << 1) | xer_so;
1608 env->reserve_addr = (target_ulong)-1;
1609 }
1610 if (!segv) {
1611 env->nip += 4;
1612 }
1613 mmap_unlock();
1614 end_exclusive();
1615 return segv;
1616 }
1617
1618 void cpu_loop(CPUPPCState *env)
1619 {
1620 CPUState *cs = CPU(ppc_env_get_cpu(env));
1621 target_siginfo_t info;
1622 int trapnr;
1623 target_ulong ret;
1624
1625 for(;;) {
1626 cpu_exec_start(cs);
1627 trapnr = cpu_ppc_exec(cs);
1628 cpu_exec_end(cs);
1629 switch(trapnr) {
1630 case POWERPC_EXCP_NONE:
1631 /* Just go on */
1632 break;
1633 case POWERPC_EXCP_CRITICAL: /* Critical input */
1634 cpu_abort(cs, "Critical interrupt while in user mode. "
1635 "Aborting\n");
1636 break;
1637 case POWERPC_EXCP_MCHECK: /* Machine check exception */
1638 cpu_abort(cs, "Machine check exception while in user mode. "
1639 "Aborting\n");
1640 break;
1641 case POWERPC_EXCP_DSI: /* Data storage exception */
1642 EXCP_DUMP(env, "Invalid data memory access: 0x" TARGET_FMT_lx "\n",
1643 env->spr[SPR_DAR]);
1644 /* XXX: check this. Seems bugged */
1645 switch (env->error_code & 0xFF000000) {
1646 case 0x40000000:
1647 info.si_signo = TARGET_SIGSEGV;
1648 info.si_errno = 0;
1649 info.si_code = TARGET_SEGV_MAPERR;
1650 break;
1651 case 0x04000000:
1652 info.si_signo = TARGET_SIGILL;
1653 info.si_errno = 0;
1654 info.si_code = TARGET_ILL_ILLADR;
1655 break;
1656 case 0x08000000:
1657 info.si_signo = TARGET_SIGSEGV;
1658 info.si_errno = 0;
1659 info.si_code = TARGET_SEGV_ACCERR;
1660 break;
1661 default:
1662 /* Let's send a regular segfault... */
1663 EXCP_DUMP(env, "Invalid segfault errno (%02x)\n",
1664 env->error_code);
1665 info.si_signo = TARGET_SIGSEGV;
1666 info.si_errno = 0;
1667 info.si_code = TARGET_SEGV_MAPERR;
1668 break;
1669 }
1670 info._sifields._sigfault._addr = env->nip;
1671 queue_signal(env, info.si_signo, &info);
1672 break;
1673 case POWERPC_EXCP_ISI: /* Instruction storage exception */
1674 EXCP_DUMP(env, "Invalid instruction fetch: 0x\n" TARGET_FMT_lx
1675 "\n", env->spr[SPR_SRR0]);
1676 /* XXX: check this */
1677 switch (env->error_code & 0xFF000000) {
1678 case 0x40000000:
1679 info.si_signo = TARGET_SIGSEGV;
1680 info.si_errno = 0;
1681 info.si_code = TARGET_SEGV_MAPERR;
1682 break;
1683 case 0x10000000:
1684 case 0x08000000:
1685 info.si_signo = TARGET_SIGSEGV;
1686 info.si_errno = 0;
1687 info.si_code = TARGET_SEGV_ACCERR;
1688 break;
1689 default:
1690 /* Let's send a regular segfault... */
1691 EXCP_DUMP(env, "Invalid segfault errno (%02x)\n",
1692 env->error_code);
1693 info.si_signo = TARGET_SIGSEGV;
1694 info.si_errno = 0;
1695 info.si_code = TARGET_SEGV_MAPERR;
1696 break;
1697 }
1698 info._sifields._sigfault._addr = env->nip - 4;
1699 queue_signal(env, info.si_signo, &info);
1700 break;
1701 case POWERPC_EXCP_EXTERNAL: /* External input */
1702 cpu_abort(cs, "External interrupt while in user mode. "
1703 "Aborting\n");
1704 break;
1705 case POWERPC_EXCP_ALIGN: /* Alignment exception */
1706 EXCP_DUMP(env, "Unaligned memory access\n");
1707 /* XXX: check this */
1708 info.si_signo = TARGET_SIGBUS;
1709 info.si_errno = 0;
1710 info.si_code = TARGET_BUS_ADRALN;
1711 info._sifields._sigfault._addr = env->nip;
1712 queue_signal(env, info.si_signo, &info);
1713 break;
1714 case POWERPC_EXCP_PROGRAM: /* Program exception */
1715 /* XXX: check this */
1716 switch (env->error_code & ~0xF) {
1717 case POWERPC_EXCP_FP:
1718 EXCP_DUMP(env, "Floating point program exception\n");
1719 info.si_signo = TARGET_SIGFPE;
1720 info.si_errno = 0;
1721 switch (env->error_code & 0xF) {
1722 case POWERPC_EXCP_FP_OX:
1723 info.si_code = TARGET_FPE_FLTOVF;
1724 break;
1725 case POWERPC_EXCP_FP_UX:
1726 info.si_code = TARGET_FPE_FLTUND;
1727 break;
1728 case POWERPC_EXCP_FP_ZX:
1729 case POWERPC_EXCP_FP_VXZDZ:
1730 info.si_code = TARGET_FPE_FLTDIV;
1731 break;
1732 case POWERPC_EXCP_FP_XX:
1733 info.si_code = TARGET_FPE_FLTRES;
1734 break;
1735 case POWERPC_EXCP_FP_VXSOFT:
1736 info.si_code = TARGET_FPE_FLTINV;
1737 break;
1738 case POWERPC_EXCP_FP_VXSNAN:
1739 case POWERPC_EXCP_FP_VXISI:
1740 case POWERPC_EXCP_FP_VXIDI:
1741 case POWERPC_EXCP_FP_VXIMZ:
1742 case POWERPC_EXCP_FP_VXVC:
1743 case POWERPC_EXCP_FP_VXSQRT:
1744 case POWERPC_EXCP_FP_VXCVI:
1745 info.si_code = TARGET_FPE_FLTSUB;
1746 break;
1747 default:
1748 EXCP_DUMP(env, "Unknown floating point exception (%02x)\n",
1749 env->error_code);
1750 break;
1751 }
1752 break;
1753 case POWERPC_EXCP_INVAL:
1754 EXCP_DUMP(env, "Invalid instruction\n");
1755 info.si_signo = TARGET_SIGILL;
1756 info.si_errno = 0;
1757 switch (env->error_code & 0xF) {
1758 case POWERPC_EXCP_INVAL_INVAL:
1759 info.si_code = TARGET_ILL_ILLOPC;
1760 break;
1761 case POWERPC_EXCP_INVAL_LSWX:
1762 info.si_code = TARGET_ILL_ILLOPN;
1763 break;
1764 case POWERPC_EXCP_INVAL_SPR:
1765 info.si_code = TARGET_ILL_PRVREG;
1766 break;
1767 case POWERPC_EXCP_INVAL_FP:
1768 info.si_code = TARGET_ILL_COPROC;
1769 break;
1770 default:
1771 EXCP_DUMP(env, "Unknown invalid operation (%02x)\n",
1772 env->error_code & 0xF);
1773 info.si_code = TARGET_ILL_ILLADR;
1774 break;
1775 }
1776 break;
1777 case POWERPC_EXCP_PRIV:
1778 EXCP_DUMP(env, "Privilege violation\n");
1779 info.si_signo = TARGET_SIGILL;
1780 info.si_errno = 0;
1781 switch (env->error_code & 0xF) {
1782 case POWERPC_EXCP_PRIV_OPC:
1783 info.si_code = TARGET_ILL_PRVOPC;
1784 break;
1785 case POWERPC_EXCP_PRIV_REG:
1786 info.si_code = TARGET_ILL_PRVREG;
1787 break;
1788 default:
1789 EXCP_DUMP(env, "Unknown privilege violation (%02x)\n",
1790 env->error_code & 0xF);
1791 info.si_code = TARGET_ILL_PRVOPC;
1792 break;
1793 }
1794 break;
1795 case POWERPC_EXCP_TRAP:
1796 cpu_abort(cs, "Tried to call a TRAP\n");
1797 break;
1798 default:
1799 /* Should not happen ! */
1800 cpu_abort(cs, "Unknown program exception (%02x)\n",
1801 env->error_code);
1802 break;
1803 }
1804 info._sifields._sigfault._addr = env->nip - 4;
1805 queue_signal(env, info.si_signo, &info);
1806 break;
1807 case POWERPC_EXCP_FPU: /* Floating-point unavailable exception */
1808 EXCP_DUMP(env, "No floating point allowed\n");
1809 info.si_signo = TARGET_SIGILL;
1810 info.si_errno = 0;
1811 info.si_code = TARGET_ILL_COPROC;
1812 info._sifields._sigfault._addr = env->nip - 4;
1813 queue_signal(env, info.si_signo, &info);
1814 break;
1815 case POWERPC_EXCP_SYSCALL: /* System call exception */
1816 cpu_abort(cs, "Syscall exception while in user mode. "
1817 "Aborting\n");
1818 break;
1819 case POWERPC_EXCP_APU: /* Auxiliary processor unavailable */
1820 EXCP_DUMP(env, "No APU instruction allowed\n");
1821 info.si_signo = TARGET_SIGILL;
1822 info.si_errno = 0;
1823 info.si_code = TARGET_ILL_COPROC;
1824 info._sifields._sigfault._addr = env->nip - 4;
1825 queue_signal(env, info.si_signo, &info);
1826 break;
1827 case POWERPC_EXCP_DECR: /* Decrementer exception */
1828 cpu_abort(cs, "Decrementer interrupt while in user mode. "
1829 "Aborting\n");
1830 break;
1831 case POWERPC_EXCP_FIT: /* Fixed-interval timer interrupt */
1832 cpu_abort(cs, "Fix interval timer interrupt while in user mode. "
1833 "Aborting\n");
1834 break;
1835 case POWERPC_EXCP_WDT: /* Watchdog timer interrupt */
1836 cpu_abort(cs, "Watchdog timer interrupt while in user mode. "
1837 "Aborting\n");
1838 break;
1839 case POWERPC_EXCP_DTLB: /* Data TLB error */
1840 cpu_abort(cs, "Data TLB exception while in user mode. "
1841 "Aborting\n");
1842 break;
1843 case POWERPC_EXCP_ITLB: /* Instruction TLB error */
1844 cpu_abort(cs, "Instruction TLB exception while in user mode. "
1845 "Aborting\n");
1846 break;
1847 case POWERPC_EXCP_SPEU: /* SPE/embedded floating-point unavail. */
1848 EXCP_DUMP(env, "No SPE/floating-point instruction allowed\n");
1849 info.si_signo = TARGET_SIGILL;
1850 info.si_errno = 0;
1851 info.si_code = TARGET_ILL_COPROC;
1852 info._sifields._sigfault._addr = env->nip - 4;
1853 queue_signal(env, info.si_signo, &info);
1854 break;
1855 case POWERPC_EXCP_EFPDI: /* Embedded floating-point data IRQ */
1856 cpu_abort(cs, "Embedded floating-point data IRQ not handled\n");
1857 break;
1858 case POWERPC_EXCP_EFPRI: /* Embedded floating-point round IRQ */
1859 cpu_abort(cs, "Embedded floating-point round IRQ not handled\n");
1860 break;
1861 case POWERPC_EXCP_EPERFM: /* Embedded performance monitor IRQ */
1862 cpu_abort(cs, "Performance monitor exception not handled\n");
1863 break;
1864 case POWERPC_EXCP_DOORI: /* Embedded doorbell interrupt */
1865 cpu_abort(cs, "Doorbell interrupt while in user mode. "
1866 "Aborting\n");
1867 break;
1868 case POWERPC_EXCP_DOORCI: /* Embedded doorbell critical interrupt */
1869 cpu_abort(cs, "Doorbell critical interrupt while in user mode. "
1870 "Aborting\n");
1871 break;
1872 case POWERPC_EXCP_RESET: /* System reset exception */
1873 cpu_abort(cs, "Reset interrupt while in user mode. "
1874 "Aborting\n");
1875 break;
1876 case POWERPC_EXCP_DSEG: /* Data segment exception */
1877 cpu_abort(cs, "Data segment exception while in user mode. "
1878 "Aborting\n");
1879 break;
1880 case POWERPC_EXCP_ISEG: /* Instruction segment exception */
1881 cpu_abort(cs, "Instruction segment exception "
1882 "while in user mode. Aborting\n");
1883 break;
1884 /* PowerPC 64 with hypervisor mode support */
1885 case POWERPC_EXCP_HDECR: /* Hypervisor decrementer exception */
1886 cpu_abort(cs, "Hypervisor decrementer interrupt "
1887 "while in user mode. Aborting\n");
1888 break;
1889 case POWERPC_EXCP_TRACE: /* Trace exception */
1890 /* Nothing to do:
1891 * we use this exception to emulate step-by-step execution mode.
1892 */
1893 break;
1894 /* PowerPC 64 with hypervisor mode support */
1895 case POWERPC_EXCP_HDSI: /* Hypervisor data storage exception */
1896 cpu_abort(cs, "Hypervisor data storage exception "
1897 "while in user mode. Aborting\n");
1898 break;
1899 case POWERPC_EXCP_HISI: /* Hypervisor instruction storage excp */
1900 cpu_abort(cs, "Hypervisor instruction storage exception "
1901 "while in user mode. Aborting\n");
1902 break;
1903 case POWERPC_EXCP_HDSEG: /* Hypervisor data segment exception */
1904 cpu_abort(cs, "Hypervisor data segment exception "
1905 "while in user mode. Aborting\n");
1906 break;
1907 case POWERPC_EXCP_HISEG: /* Hypervisor instruction segment excp */
1908 cpu_abort(cs, "Hypervisor instruction segment exception "
1909 "while in user mode. Aborting\n");
1910 break;
1911 case POWERPC_EXCP_VPU: /* Vector unavailable exception */
1912 EXCP_DUMP(env, "No Altivec instructions allowed\n");
1913 info.si_signo = TARGET_SIGILL;
1914 info.si_errno = 0;
1915 info.si_code = TARGET_ILL_COPROC;
1916 info._sifields._sigfault._addr = env->nip - 4;
1917 queue_signal(env, info.si_signo, &info);
1918 break;
1919 case POWERPC_EXCP_PIT: /* Programmable interval timer IRQ */
1920 cpu_abort(cs, "Programmable interval timer interrupt "
1921 "while in user mode. Aborting\n");
1922 break;
1923 case POWERPC_EXCP_IO: /* IO error exception */
1924 cpu_abort(cs, "IO error exception while in user mode. "
1925 "Aborting\n");
1926 break;
1927 case POWERPC_EXCP_RUNM: /* Run mode exception */
1928 cpu_abort(cs, "Run mode exception while in user mode. "
1929 "Aborting\n");
1930 break;
1931 case POWERPC_EXCP_EMUL: /* Emulation trap exception */
1932 cpu_abort(cs, "Emulation trap exception not handled\n");
1933 break;
1934 case POWERPC_EXCP_IFTLB: /* Instruction fetch TLB error */
1935 cpu_abort(cs, "Instruction fetch TLB exception "
1936 "while in user-mode. Aborting");
1937 break;
1938 case POWERPC_EXCP_DLTLB: /* Data load TLB miss */
1939 cpu_abort(cs, "Data load TLB exception while in user-mode. "
1940 "Aborting");
1941 break;
1942 case POWERPC_EXCP_DSTLB: /* Data store TLB miss */
1943 cpu_abort(cs, "Data store TLB exception while in user-mode. "
1944 "Aborting");
1945 break;
1946 case POWERPC_EXCP_FPA: /* Floating-point assist exception */
1947 cpu_abort(cs, "Floating-point assist exception not handled\n");
1948 break;
1949 case POWERPC_EXCP_IABR: /* Instruction address breakpoint */
1950 cpu_abort(cs, "Instruction address breakpoint exception "
1951 "not handled\n");
1952 break;
1953 case POWERPC_EXCP_SMI: /* System management interrupt */
1954 cpu_abort(cs, "System management interrupt while in user mode. "
1955 "Aborting\n");
1956 break;
1957 case POWERPC_EXCP_THERM: /* Thermal interrupt */
1958 cpu_abort(cs, "Thermal interrupt interrupt while in user mode. "
1959 "Aborting\n");
1960 break;
1961 case POWERPC_EXCP_PERFM: /* Embedded performance monitor IRQ */
1962 cpu_abort(cs, "Performance monitor exception not handled\n");
1963 break;
1964 case POWERPC_EXCP_VPUA: /* Vector assist exception */
1965 cpu_abort(cs, "Vector assist exception not handled\n");
1966 break;
1967 case POWERPC_EXCP_SOFTP: /* Soft patch exception */
1968 cpu_abort(cs, "Soft patch exception not handled\n");
1969 break;
1970 case POWERPC_EXCP_MAINT: /* Maintenance exception */
1971 cpu_abort(cs, "Maintenance exception while in user mode. "
1972 "Aborting\n");
1973 break;
1974 case POWERPC_EXCP_STOP: /* stop translation */
1975 /* We did invalidate the instruction cache. Go on */
1976 break;
1977 case POWERPC_EXCP_BRANCH: /* branch instruction: */
1978 /* We just stopped because of a branch. Go on */
1979 break;
1980 case POWERPC_EXCP_SYSCALL_USER:
1981 /* system call in user-mode emulation */
1982 /* WARNING:
1983 * PPC ABI uses overflow flag in cr0 to signal an error
1984 * in syscalls.
1985 */
1986 env->crf[0] &= ~0x1;
1987 ret = do_syscall(env, env->gpr[0], env->gpr[3], env->gpr[4],
1988 env->gpr[5], env->gpr[6], env->gpr[7],
1989 env->gpr[8], 0, 0);
1990 if (ret == (target_ulong)(-TARGET_QEMU_ESIGRETURN)) {
1991 /* Returning from a successful sigreturn syscall.
1992 Avoid corrupting register state. */
1993 break;
1994 }
1995 if (ret > (target_ulong)(-515)) {
1996 env->crf[0] |= 0x1;
1997 ret = -ret;
1998 }
1999 env->gpr[3] = ret;
2000 break;
2001 case POWERPC_EXCP_STCX:
2002 if (do_store_exclusive(env)) {
2003 info.si_signo = TARGET_SIGSEGV;
2004 info.si_errno = 0;
2005 info.si_code = TARGET_SEGV_MAPERR;
2006 info._sifields._sigfault._addr = env->nip;
2007 queue_signal(env, info.si_signo, &info);
2008 }
2009 break;
2010 case EXCP_DEBUG:
2011 {
2012 int sig;
2013
2014 sig = gdb_handlesig(cs, TARGET_SIGTRAP);
2015 if (sig) {
2016 info.si_signo = sig;
2017 info.si_errno = 0;
2018 info.si_code = TARGET_TRAP_BRKPT;
2019 queue_signal(env, info.si_signo, &info);
2020 }
2021 }
2022 break;
2023 case EXCP_INTERRUPT:
2024 /* just indicate that signals should be handled asap */
2025 break;
2026 default:
2027 cpu_abort(cs, "Unknown exception 0x%d. Aborting\n", trapnr);
2028 break;
2029 }
2030 process_pending_signals(env);
2031 }
2032 }
2033 #endif
2034
2035 #ifdef TARGET_MIPS
2036
2037 # ifdef TARGET_ABI_MIPSO32
2038 # define MIPS_SYS(name, args) args,
2039 static const uint8_t mips_syscall_args[] = {
2040 MIPS_SYS(sys_syscall , 8) /* 4000 */
2041 MIPS_SYS(sys_exit , 1)
2042 MIPS_SYS(sys_fork , 0)
2043 MIPS_SYS(sys_read , 3)
2044 MIPS_SYS(sys_write , 3)
2045 MIPS_SYS(sys_open , 3) /* 4005 */
2046 MIPS_SYS(sys_close , 1)
2047 MIPS_SYS(sys_waitpid , 3)
2048 MIPS_SYS(sys_creat , 2)
2049 MIPS_SYS(sys_link , 2)
2050 MIPS_SYS(sys_unlink , 1) /* 4010 */
2051 MIPS_SYS(sys_execve , 0)
2052 MIPS_SYS(sys_chdir , 1)
2053 MIPS_SYS(sys_time , 1)
2054 MIPS_SYS(sys_mknod , 3)
2055 MIPS_SYS(sys_chmod , 2) /* 4015 */
2056 MIPS_SYS(sys_lchown , 3)
2057 MIPS_SYS(sys_ni_syscall , 0)
2058 MIPS_SYS(sys_ni_syscall , 0) /* was sys_stat */
2059 MIPS_SYS(sys_lseek , 3)
2060 MIPS_SYS(sys_getpid , 0) /* 4020 */
2061 MIPS_SYS(sys_mount , 5)
2062 MIPS_SYS(sys_umount , 1)
2063 MIPS_SYS(sys_setuid , 1)
2064 MIPS_SYS(sys_getuid , 0)
2065 MIPS_SYS(sys_stime , 1) /* 4025 */
2066 MIPS_SYS(sys_ptrace , 4)
2067 MIPS_SYS(sys_alarm , 1)
2068 MIPS_SYS(sys_ni_syscall , 0) /* was sys_fstat */
2069 MIPS_SYS(sys_pause , 0)
2070 MIPS_SYS(sys_utime , 2) /* 4030 */
2071 MIPS_SYS(sys_ni_syscall , 0)
2072 MIPS_SYS(sys_ni_syscall , 0)
2073 MIPS_SYS(sys_access , 2)
2074 MIPS_SYS(sys_nice , 1)
2075 MIPS_SYS(sys_ni_syscall , 0) /* 4035 */
2076 MIPS_SYS(sys_sync , 0)
2077 MIPS_SYS(sys_kill , 2)
2078 MIPS_SYS(sys_rename , 2)
2079 MIPS_SYS(sys_mkdir , 2)
2080 MIPS_SYS(sys_rmdir , 1) /* 4040 */
2081 MIPS_SYS(sys_dup , 1)
2082 MIPS_SYS(sys_pipe , 0)
2083 MIPS_SYS(sys_times , 1)
2084 MIPS_SYS(sys_ni_syscall , 0)
2085 MIPS_SYS(sys_brk , 1) /* 4045 */
2086 MIPS_SYS(sys_setgid , 1)
2087 MIPS_SYS(sys_getgid , 0)
2088 MIPS_SYS(sys_ni_syscall , 0) /* was signal(2) */
2089 MIPS_SYS(sys_geteuid , 0)
2090 MIPS_SYS(sys_getegid , 0) /* 4050 */
2091 MIPS_SYS(sys_acct , 0)
2092 MIPS_SYS(sys_umount2 , 2)
2093 MIPS_SYS(sys_ni_syscall , 0)
2094 MIPS_SYS(sys_ioctl , 3)
2095 MIPS_SYS(sys_fcntl , 3) /* 4055 */
2096 MIPS_SYS(sys_ni_syscall , 2)
2097 MIPS_SYS(sys_setpgid , 2)
2098 MIPS_SYS(sys_ni_syscall , 0)
2099 MIPS_SYS(sys_olduname , 1)
2100 MIPS_SYS(sys_umask , 1) /* 4060 */
2101 MIPS_SYS(sys_chroot , 1)
2102 MIPS_SYS(sys_ustat , 2)
2103 MIPS_SYS(sys_dup2 , 2)
2104 MIPS_SYS(sys_getppid , 0)
2105 MIPS_SYS(sys_getpgrp , 0) /* 4065 */
2106 MIPS_SYS(sys_setsid , 0)
2107 MIPS_SYS(sys_sigaction , 3)
2108 MIPS_SYS(sys_sgetmask , 0)
2109 MIPS_SYS(sys_ssetmask , 1)
2110 MIPS_SYS(sys_setreuid , 2) /* 4070 */
2111 MIPS_SYS(sys_setregid , 2)
2112 MIPS_SYS(sys_sigsuspend , 0)
2113 MIPS_SYS(sys_sigpending , 1)
2114 MIPS_SYS(sys_sethostname , 2)
2115 MIPS_SYS(sys_setrlimit , 2) /* 4075 */
2116 MIPS_SYS(sys_getrlimit , 2)
2117 MIPS_SYS(sys_getrusage , 2)
2118 MIPS_SYS(sys_gettimeofday, 2)
2119 MIPS_SYS(sys_settimeofday, 2)
2120 MIPS_SYS(sys_getgroups , 2) /* 4080 */
2121 MIPS_SYS(sys_setgroups , 2)
2122 MIPS_SYS(sys_ni_syscall , 0) /* old_select */
2123 MIPS_SYS(sys_symlink , 2)
2124 MIPS_SYS(sys_ni_syscall , 0) /* was sys_lstat */
2125 MIPS_SYS(sys_readlink , 3) /* 4085 */
2126 MIPS_SYS(sys_uselib , 1)
2127 MIPS_SYS(sys_swapon , 2)
2128 MIPS_SYS(sys_reboot , 3)
2129 MIPS_SYS(old_readdir , 3)
2130 MIPS_SYS(old_mmap , 6) /* 4090 */
2131 MIPS_SYS(sys_munmap , 2)
2132 MIPS_SYS(sys_truncate , 2)
2133 MIPS_SYS(sys_ftruncate , 2)
2134 MIPS_SYS(sys_fchmod , 2)
2135 MIPS_SYS(sys_fchown , 3) /* 4095 */
2136 MIPS_SYS(sys_getpriority , 2)
2137 MIPS_SYS(sys_setpriority , 3)
2138 MIPS_SYS(sys_ni_syscall , 0)
2139 MIPS_SYS(sys_statfs , 2)
2140 MIPS_SYS(sys_fstatfs , 2) /* 4100 */
2141 MIPS_SYS(sys_ni_syscall , 0) /* was ioperm(2) */
2142 MIPS_SYS(sys_socketcall , 2)
2143 MIPS_SYS(sys_syslog , 3)
2144 MIPS_SYS(sys_setitimer , 3)
2145 MIPS_SYS(sys_getitimer , 2) /* 4105 */
2146 MIPS_SYS(sys_newstat , 2)
2147 MIPS_SYS(sys_newlstat , 2)
2148 MIPS_SYS(sys_newfstat , 2)
2149 MIPS_SYS(sys_uname , 1)
2150 MIPS_SYS(sys_ni_syscall , 0) /* 4110 was iopl(2) */
2151 MIPS_SYS(sys_vhangup , 0)
2152 MIPS_SYS(sys_ni_syscall , 0) /* was sys_idle() */
2153 MIPS_SYS(sys_ni_syscall , 0) /* was sys_vm86 */
2154 MIPS_SYS(sys_wait4 , 4)
2155 MIPS_SYS(sys_swapoff , 1) /* 4115 */
2156 MIPS_SYS(sys_sysinfo , 1)
2157 MIPS_SYS(sys_ipc , 6)
2158 MIPS_SYS(sys_fsync , 1)
2159 MIPS_SYS(sys_sigreturn , 0)
2160 MIPS_SYS(sys_clone , 6) /* 4120 */
2161 MIPS_SYS(sys_setdomainname, 2)
2162 MIPS_SYS(sys_newuname , 1)
2163 MIPS_SYS(sys_ni_syscall , 0) /* sys_modify_ldt */
2164 MIPS_SYS(sys_adjtimex , 1)
2165 MIPS_SYS(sys_mprotect , 3) /* 4125 */
2166 MIPS_SYS(sys_sigprocmask , 3)
2167 MIPS_SYS(sys_ni_syscall , 0) /* was create_module */
2168 MIPS_SYS(sys_init_module , 5)
2169 MIPS_SYS(sys_delete_module, 1)
2170 MIPS_SYS(sys_ni_syscall , 0) /* 4130 was get_kernel_syms */
2171 MIPS_SYS(sys_quotactl , 0)
2172 MIPS_SYS(sys_getpgid , 1)
2173 MIPS_SYS(sys_fchdir , 1)
2174 MIPS_SYS(sys_bdflush , 2)
2175 MIPS_SYS(sys_sysfs , 3) /* 4135 */
2176 MIPS_SYS(sys_personality , 1)
2177 MIPS_SYS(sys_ni_syscall , 0) /* for afs_syscall */
2178 MIPS_SYS(sys_setfsuid , 1)
2179 MIPS_SYS(sys_setfsgid , 1)
2180 MIPS_SYS(sys_llseek , 5) /* 4140 */
2181 MIPS_SYS(sys_getdents , 3)
2182 MIPS_SYS(sys_select , 5)
2183 MIPS_SYS(sys_flock , 2)
2184 MIPS_SYS(sys_msync , 3)
2185 MIPS_SYS(sys_readv , 3) /* 4145 */
2186 MIPS_SYS(sys_writev , 3)
2187 MIPS_SYS(sys_cacheflush , 3)
2188 MIPS_SYS(sys_cachectl , 3)
2189 MIPS_SYS(sys_sysmips , 4)
2190 MIPS_SYS(sys_ni_syscall , 0) /* 4150 */
2191 MIPS_SYS(sys_getsid , 1)
2192 MIPS_SYS(sys_fdatasync , 0)
2193 MIPS_SYS(sys_sysctl , 1)
2194 MIPS_SYS(sys_mlock , 2)
2195 MIPS_SYS(sys_munlock , 2) /* 4155 */
2196 MIPS_SYS(sys_mlockall , 1)
2197 MIPS_SYS(sys_munlockall , 0)
2198 MIPS_SYS(sys_sched_setparam, 2)
2199 MIPS_SYS(sys_sched_getparam, 2)
2200 MIPS_SYS(sys_sched_setscheduler, 3) /* 4160 */
2201 MIPS_SYS(sys_sched_getscheduler, 1)
2202 MIPS_SYS(sys_sched_yield , 0)
2203 MIPS_SYS(sys_sched_get_priority_max, 1)
2204 MIPS_SYS(sys_sched_get_priority_min, 1)
2205 MIPS_SYS(sys_sched_rr_get_interval, 2) /* 4165 */
2206 MIPS_SYS(sys_nanosleep, 2)
2207 MIPS_SYS(sys_mremap , 5)
2208 MIPS_SYS(sys_accept , 3)
2209 MIPS_SYS(sys_bind , 3)
2210 MIPS_SYS(sys_connect , 3) /* 4170 */
2211 MIPS_SYS(sys_getpeername , 3)
2212 MIPS_SYS(sys_getsockname , 3)
2213 MIPS_SYS(sys_getsockopt , 5)
2214 MIPS_SYS(sys_listen , 2)
2215 MIPS_SYS(sys_recv , 4) /* 4175 */
2216 MIPS_SYS(sys_recvfrom , 6)
2217 MIPS_SYS(sys_recvmsg , 3)
2218 MIPS_SYS(sys_send , 4)
2219 MIPS_SYS(sys_sendmsg , 3)
2220 MIPS_SYS(sys_sendto , 6) /* 4180 */
2221 MIPS_SYS(sys_setsockopt , 5)
2222 MIPS_SYS(sys_shutdown , 2)
2223 MIPS_SYS(sys_socket , 3)
2224 MIPS_SYS(sys_socketpair , 4)
2225 MIPS_SYS(sys_setresuid , 3) /* 4185 */
2226 MIPS_SYS(sys_getresuid , 3)
2227 MIPS_SYS(sys_ni_syscall , 0) /* was sys_query_module */
2228 MIPS_SYS(sys_poll , 3)
2229 MIPS_SYS(sys_nfsservctl , 3)
2230 MIPS_SYS(sys_setresgid , 3) /* 4190 */
2231 MIPS_SYS(sys_getresgid , 3)
2232 MIPS_SYS(sys_prctl , 5)
2233 MIPS_SYS(sys_rt_sigreturn, 0)
2234 MIPS_SYS(sys_rt_sigaction, 4)
2235 MIPS_SYS(sys_rt_sigprocmask, 4) /* 4195 */
2236 MIPS_SYS(sys_rt_sigpending, 2)
2237 MIPS_SYS(sys_rt_sigtimedwait, 4)
2238 MIPS_SYS(sys_rt_sigqueueinfo, 3)
2239 MIPS_SYS(sys_rt_sigsuspend, 0)
2240 MIPS_SYS(sys_pread64 , 6) /* 4200 */
2241 MIPS_SYS(sys_pwrite64 , 6)
2242 MIPS_SYS(sys_chown , 3)
2243 MIPS_SYS(sys_getcwd , 2)
2244 MIPS_SYS(sys_capget , 2)
2245 MIPS_SYS(sys_capset , 2) /* 4205 */
2246 MIPS_SYS(sys_sigaltstack , 2)
2247 MIPS_SYS(sys_sendfile , 4)
2248 MIPS_SYS(sys_ni_syscall , 0)
2249 MIPS_SYS(sys_ni_syscall , 0)
2250 MIPS_SYS(sys_mmap2 , 6) /* 4210 */
2251 MIPS_SYS(sys_truncate64 , 4)
2252 MIPS_SYS(sys_ftruncate64 , 4)
2253 MIPS_SYS(sys_stat64 , 2)
2254 MIPS_SYS(sys_lstat64 , 2)
2255 MIPS_SYS(sys_fstat64 , 2) /* 4215 */
2256 MIPS_SYS(sys_pivot_root , 2)
2257 MIPS_SYS(sys_mincore , 3)
2258 MIPS_SYS(sys_madvise , 3)
2259 MIPS_SYS(sys_getdents64 , 3)
2260 MIPS_SYS(sys_fcntl64 , 3) /* 4220 */
2261 MIPS_SYS(sys_ni_syscall , 0)
2262 MIPS_SYS(sys_gettid , 0)
2263 MIPS_SYS(sys_readahead , 5)
2264 MIPS_SYS(sys_setxattr , 5)
2265 MIPS_SYS(sys_lsetxattr , 5) /* 4225 */
2266 MIPS_SYS(sys_fsetxattr , 5)
2267 MIPS_SYS(sys_getxattr , 4)
2268 MIPS_SYS(sys_lgetxattr , 4)
2269 MIPS_SYS(sys_fgetxattr , 4)
2270 MIPS_SYS(sys_listxattr , 3) /* 4230 */
2271 MIPS_SYS(sys_llistxattr , 3)
2272 MIPS_SYS(sys_flistxattr , 3)
2273 MIPS_SYS(sys_removexattr , 2)
2274 MIPS_SYS(sys_lremovexattr, 2)
2275 MIPS_SYS(sys_fremovexattr, 2) /* 4235 */
2276 MIPS_SYS(sys_tkill , 2)
2277 MIPS_SYS(sys_sendfile64 , 5)
2278 MIPS_SYS(sys_futex , 6)
2279 MIPS_SYS(sys_sched_setaffinity, 3)
2280 MIPS_SYS(sys_sched_getaffinity, 3) /* 4240 */
2281 MIPS_SYS(sys_io_setup , 2)
2282 MIPS_SYS(sys_io_destroy , 1)
2283 MIPS_SYS(sys_io_getevents, 5)
2284 MIPS_SYS(sys_io_submit , 3)
2285 MIPS_SYS(sys_io_cancel , 3) /* 4245 */
2286 MIPS_SYS(sys_exit_group , 1)
2287 MIPS_SYS(sys_lookup_dcookie, 3)
2288 MIPS_SYS(sys_epoll_create, 1)
2289 MIPS_SYS(sys_epoll_ctl , 4)
2290 MIPS_SYS(sys_epoll_wait , 3) /* 4250 */
2291 MIPS_SYS(sys_remap_file_pages, 5)
2292 MIPS_SYS(sys_set_tid_address, 1)
2293 MIPS_SYS(sys_restart_syscall, 0)
2294 MIPS_SYS(sys_fadvise64_64, 7)
2295 MIPS_SYS(sys_statfs64 , 3) /* 4255 */
2296 MIPS_SYS(sys_fstatfs64 , 2)
2297 MIPS_SYS(sys_timer_create, 3)
2298 MIPS_SYS(sys_timer_settime, 4)
2299 MIPS_SYS(sys_timer_gettime, 2)
2300 MIPS_SYS(sys_timer_getoverrun, 1) /* 4260 */
2301 MIPS_SYS(sys_timer_delete, 1)
2302 MIPS_SYS(sys_clock_settime, 2)
2303 MIPS_SYS(sys_clock_gettime, 2)
2304 MIPS_SYS(sys_clock_getres, 2)
2305 MIPS_SYS(sys_clock_nanosleep, 4) /* 4265 */
2306 MIPS_SYS(sys_tgkill , 3)
2307 MIPS_SYS(sys_utimes , 2)
2308 MIPS_SYS(sys_mbind , 4)
2309 MIPS_SYS(sys_ni_syscall , 0) /* sys_get_mempolicy */
2310 MIPS_SYS(sys_ni_syscall , 0) /* 4270 sys_set_mempolicy */
2311 MIPS_SYS(sys_mq_open , 4)
2312 MIPS_SYS(sys_mq_unlink , 1)
2313 MIPS_SYS(sys_mq_timedsend, 5)
2314 MIPS_SYS(sys_mq_timedreceive, 5)
2315 MIPS_SYS(sys_mq_notify , 2) /* 4275 */
2316 MIPS_SYS(sys_mq_getsetattr, 3)
2317 MIPS_SYS(sys_ni_syscall , 0) /* sys_vserver */
2318 MIPS_SYS(sys_waitid , 4)
2319 MIPS_SYS(sys_ni_syscall , 0) /* available, was setaltroot */
2320 MIPS_SYS(sys_add_key , 5)
2321 MIPS_SYS(sys_request_key, 4)
2322 MIPS_SYS(sys_keyctl , 5)
2323 MIPS_SYS(sys_set_thread_area, 1)
2324 MIPS_SYS(sys_inotify_init, 0)
2325 MIPS_SYS(sys_inotify_add_watch, 3) /* 4285 */
2326 MIPS_SYS(sys_inotify_rm_watch, 2)
2327 MIPS_SYS(sys_migrate_pages, 4)
2328 MIPS_SYS(sys_openat, 4)
2329 MIPS_SYS(sys_mkdirat, 3)
2330 MIPS_SYS(sys_mknodat, 4) /* 4290 */
2331 MIPS_SYS(sys_fchownat, 5)
2332 MIPS_SYS(sys_futimesat, 3)
2333 MIPS_SYS(sys_fstatat64, 4)
2334 MIPS_SYS(sys_unlinkat, 3)
2335 MIPS_SYS(sys_renameat, 4) /* 4295 */
2336 MIPS_SYS(sys_linkat, 5)
2337 MIPS_SYS(sys_symlinkat, 3)
2338 MIPS_SYS(sys_readlinkat, 4)
2339 MIPS_SYS(sys_fchmodat, 3)
2340 MIPS_SYS(sys_faccessat, 3) /* 4300 */
2341 MIPS_SYS(sys_pselect6, 6)
2342 MIPS_SYS(sys_ppoll, 5)
2343 MIPS_SYS(sys_unshare, 1)
2344 MIPS_SYS(sys_splice, 6)
2345 MIPS_SYS(sys_sync_file_range, 7) /* 4305 */
2346 MIPS_SYS(sys_tee, 4)
2347 MIPS_SYS(sys_vmsplice, 4)
2348 MIPS_SYS(sys_move_pages, 6)
2349 MIPS_SYS(sys_set_robust_list, 2)
2350 MIPS_SYS(sys_get_robust_list, 3) /* 4310 */
2351 MIPS_SYS(sys_kexec_load, 4)
2352 MIPS_SYS(sys_getcpu, 3)
2353 MIPS_SYS(sys_epoll_pwait, 6)
2354 MIPS_SYS(sys_ioprio_set, 3)
2355 MIPS_SYS(sys_ioprio_get, 2)
2356 MIPS_SYS(sys_utimensat, 4)
2357 MIPS_SYS(sys_signalfd, 3)
2358 MIPS_SYS(sys_ni_syscall, 0) /* was timerfd */
2359 MIPS_SYS(sys_eventfd, 1)
2360 MIPS_SYS(sys_fallocate, 6) /* 4320 */
2361 MIPS_SYS(sys_timerfd_create, 2)
2362 MIPS_SYS(sys_timerfd_gettime, 2)
2363 MIPS_SYS(sys_timerfd_settime, 4)
2364 MIPS_SYS(sys_signalfd4, 4)
2365 MIPS_SYS(sys_eventfd2, 2) /* 4325 */
2366 MIPS_SYS(sys_epoll_create1, 1)
2367 MIPS_SYS(sys_dup3, 3)
2368 MIPS_SYS(sys_pipe2, 2)
2369 MIPS_SYS(sys_inotify_init1, 1)
2370 MIPS_SYS(sys_preadv, 6) /* 4330 */
2371 MIPS_SYS(sys_pwritev, 6)
2372 MIPS_SYS(sys_rt_tgsigqueueinfo, 4)
2373 MIPS_SYS(sys_perf_event_open, 5)
2374 MIPS_SYS(sys_accept4, 4)
2375 MIPS_SYS(sys_recvmmsg, 5) /* 4335 */
2376 MIPS_SYS(sys_fanotify_init, 2)
2377 MIPS_SYS(sys_fanotify_mark, 6)
2378 MIPS_SYS(sys_prlimit64, 4)
2379 MIPS_SYS(sys_name_to_handle_at, 5)
2380 MIPS_SYS(sys_open_by_handle_at, 3) /* 4340 */
2381 MIPS_SYS(sys_clock_adjtime, 2)
2382 MIPS_SYS(sys_syncfs, 1)
2383 };
2384 # undef MIPS_SYS
2385 # endif /* O32 */
2386
2387 static int do_store_exclusive(CPUMIPSState *env)
2388 {
2389 target_ulong addr;
2390 target_ulong page_addr;
2391 target_ulong val;
2392 int flags;
2393 int segv = 0;
2394 int reg;
2395 int d;
2396
2397 addr = env->lladdr;
2398 page_addr = addr & TARGET_PAGE_MASK;
2399 start_exclusive();
2400 mmap_lock();
2401 flags = page_get_flags(page_addr);
2402 if ((flags & PAGE_READ) == 0) {
2403 segv = 1;
2404 } else {
2405 reg = env->llreg & 0x1f;
2406 d = (env->llreg & 0x20) != 0;
2407 if (d) {
2408 segv = get_user_s64(val, addr);
2409 } else {
2410 segv = get_user_s32(val, addr);
2411 }
2412 if (!segv) {
2413 if (val != env->llval) {
2414 env->active_tc.gpr[reg] = 0;
2415 } else {
2416 if (d) {
2417 segv = put_user_u64(env->llnewval, addr);
2418 } else {
2419 segv = put_user_u32(env->llnewval, addr);
2420 }
2421 if (!segv) {
2422 env->active_tc.gpr[reg] = 1;
2423 }
2424 }
2425 }
2426 }
2427 env->lladdr = -1;
2428 if (!segv) {
2429 env->active_tc.PC += 4;
2430 }
2431 mmap_unlock();
2432 end_exclusive();
2433 return segv;
2434 }
2435
2436 /* Break codes */
2437 enum {
2438 BRK_OVERFLOW = 6,
2439 BRK_DIVZERO = 7
2440 };
2441
2442 static int do_break(CPUMIPSState *env, target_siginfo_t *info,
2443 unsigned int code)
2444 {
2445 int ret = -1;
2446
2447 switch (code) {
2448 case BRK_OVERFLOW:
2449 case BRK_DIVZERO:
2450 info->si_signo = TARGET_SIGFPE;
2451 info->si_errno = 0;
2452 info->si_code = (code == BRK_OVERFLOW) ? FPE_INTOVF : FPE_INTDIV;
2453 queue_signal(env, info->si_signo, &*info);
2454 ret = 0;
2455 break;
2456 default:
2457 info->si_signo = TARGET_SIGTRAP;
2458 info->si_errno = 0;
2459 queue_signal(env, info->si_signo, &*info);
2460 ret = 0;
2461 break;
2462 }
2463
2464 return ret;
2465 }
2466
2467 void cpu_loop(CPUMIPSState *env)
2468 {
2469 CPUState *cs = CPU(mips_env_get_cpu(env));
2470 target_siginfo_t info;
2471 int trapnr;
2472 abi_long ret;
2473 # ifdef TARGET_ABI_MIPSO32
2474 unsigned int syscall_num;
2475 # endif
2476
2477 for(;;) {
2478 cpu_exec_start(cs);
2479 trapnr = cpu_mips_exec(cs);
2480 cpu_exec_end(cs);
2481 switch(trapnr) {
2482 case EXCP_SYSCALL:
2483 env->active_tc.PC += 4;
2484 # ifdef TARGET_ABI_MIPSO32
2485 syscall_num = env->active_tc.gpr[2] - 4000;
2486 if (syscall_num >= sizeof(mips_syscall_args)) {
2487 ret = -TARGET_ENOSYS;
2488 } else {
2489 int nb_args;
2490 abi_ulong sp_reg;
2491 abi_ulong arg5 = 0, arg6 = 0, arg7 = 0, arg8 = 0;
2492
2493 nb_args = mips_syscall_args[syscall_num];
2494 sp_reg = env->active_tc.gpr[29];
2495 switch (nb_args) {
2496 /* these arguments are taken from the stack */
2497 case 8:
2498 if ((ret = get_user_ual(arg8, sp_reg + 28)) != 0) {
2499 goto done_syscall;
2500 }
2501 case 7:
2502 if ((ret = get_user_ual(arg7, sp_reg + 24)) != 0) {
2503 goto done_syscall;
2504 }
2505 case 6:
2506 if ((ret = get_user_ual(arg6, sp_reg + 20)) != 0) {
2507 goto done_syscall;
2508 }
2509 case 5:
2510 if ((ret = get_user_ual(arg5, sp_reg + 16)) != 0) {
2511 goto done_syscall;
2512 }
2513 default:
2514 break;
2515 }
2516 ret = do_syscall(env, env->active_tc.gpr[2],
2517 env->active_tc.gpr[4],
2518 env->active_tc.gpr[5],
2519 env->active_tc.gpr[6],
2520 env->active_tc.gpr[7],
2521 arg5, arg6, arg7, arg8);
2522 }
2523 done_syscall:
2524 # else
2525 ret = do_syscall(env, env->active_tc.gpr[2],
2526 env->active_tc.gpr[4], env->active_tc.gpr[5],
2527 env->active_tc.gpr[6], env->active_tc.gpr[7],
2528 env->active_tc.gpr[8], env->active_tc.gpr[9],
2529 env->active_tc.gpr[10], env->active_tc.gpr[11]);
2530 # endif /* O32 */
2531 if (ret == -TARGET_QEMU_ESIGRETURN) {
2532 /* Returning from a successful sigreturn syscall.
2533 Avoid clobbering register state. */
2534 break;
2535 }
2536 if ((abi_ulong)ret >= (abi_ulong)-1133) {
2537 env->active_tc.gpr[7] = 1; /* error flag */
2538 ret = -ret;
2539 } else {
2540 env->active_tc.gpr[7] = 0; /* error flag */
2541 }
2542 env->active_tc.gpr[2] = ret;
2543 break;
2544 case EXCP_TLBL:
2545 case EXCP_TLBS:
2546 case EXCP_AdEL:
2547 case EXCP_AdES:
2548 info.si_signo = TARGET_SIGSEGV;
2549 info.si_errno = 0;
2550 /* XXX: check env->error_code */
2551 info.si_code = TARGET_SEGV_MAPERR;
2552 info._sifields._sigfault._addr = env->CP0_BadVAddr;
2553 queue_signal(env, info.si_signo, &info);
2554 break;
2555 case EXCP_CpU:
2556 case EXCP_RI:
2557 info.si_signo = TARGET_SIGILL;
2558 info.si_errno = 0;
2559 info.si_code = 0;
2560 queue_signal(env, info.si_signo, &info);
2561 break;
2562 case EXCP_INTERRUPT:
2563 /* just indicate that signals should be handled asap */
2564 break;
2565 case EXCP_DEBUG:
2566 {
2567 int sig;
2568
2569 sig = gdb_handlesig(cs, TARGET_SIGTRAP);
2570 if (sig)
2571 {
2572 info.si_signo = sig;
2573 info.si_errno = 0;
2574 info.si_code = TARGET_TRAP_BRKPT;
2575 queue_signal(env, info.si_signo, &info);
2576 }
2577 }
2578 break;
2579 case EXCP_SC:
2580 if (do_store_exclusive(env)) {
2581 info.si_signo = TARGET_SIGSEGV;
2582 info.si_errno = 0;
2583 info.si_code = TARGET_SEGV_MAPERR;
2584 info._sifields._sigfault._addr = env->active_tc.PC;
2585 queue_signal(env, info.si_signo, &info);
2586 }
2587 break;
2588 case EXCP_DSPDIS:
2589 info.si_signo = TARGET_SIGILL;
2590 info.si_errno = 0;
2591 info.si_code = TARGET_ILL_ILLOPC;
2592 queue_signal(env, info.si_signo, &info);
2593 break;
2594 /* The code below was inspired by the MIPS Linux kernel trap
2595 * handling code in arch/mips/kernel/traps.c.
2596 */
2597 case EXCP_BREAK:
2598 {
2599 abi_ulong trap_instr;
2600 unsigned int code;
2601
2602 if (env->hflags & MIPS_HFLAG_M16) {
2603 if (env->insn_flags & ASE_MICROMIPS) {
2604 /* microMIPS mode */
2605 ret = get_user_u16(trap_instr, env->active_tc.PC);
2606 if (ret != 0) {
2607 goto error;
2608 }
2609
2610 if ((trap_instr >> 10) == 0x11) {
2611 /* 16-bit instruction */
2612 code = trap_instr & 0xf;
2613 } else {
2614 /* 32-bit instruction */
2615 abi_ulong instr_lo;
2616
2617 ret = get_user_u16(instr_lo,
2618 env->active_tc.PC + 2);
2619 if (ret != 0) {
2620 goto error;
2621 }
2622 trap_instr = (trap_instr << 16) | instr_lo;
2623 code = ((trap_instr >> 6) & ((1 << 20) - 1));
2624 /* Unfortunately, microMIPS also suffers from
2625 the old assembler bug... */
2626 if (code >= (1 << 10)) {
2627 code >>= 10;
2628 }
2629 }
2630 } else {
2631 /* MIPS16e mode */
2632 ret = get_user_u16(trap_instr, env->active_tc.PC);
2633 if (ret != 0) {
2634 goto error;
2635 }
2636 code = (trap_instr >> 6) & 0x3f;
2637 }
2638 } else {
2639 ret = get_user_u32(trap_instr, env->active_tc.PC);
2640 if (ret != 0) {
2641 goto error;
2642 }
2643
2644 /* As described in the original Linux kernel code, the
2645 * below checks on 'code' are to work around an old
2646 * assembly bug.
2647 */
2648 code = ((trap_instr >> 6) & ((1 << 20) - 1));
2649 if (code >= (1 << 10)) {
2650 code >>= 10;
2651 }
2652 }
2653
2654 if (do_break(env, &info, code) != 0) {
2655 goto error;
2656 }
2657 }
2658 break;
2659 case EXCP_TRAP:
2660 {
2661 abi_ulong trap_instr;
2662 unsigned int code = 0;
2663
2664 if (env->hflags & MIPS_HFLAG_M16) {
2665 /* microMIPS mode */
2666 abi_ulong instr[2];
2667
2668 ret = get_user_u16(instr[0], env->active_tc.PC) ||
2669 get_user_u16(instr[1], env->active_tc.PC + 2);
2670
2671 trap_instr = (instr[0] << 16) | instr[1];
2672 } else {
2673 ret = get_user_u32(trap_instr, env->active_tc.PC);
2674 }
2675
2676 if (ret != 0) {
2677 goto error;
2678 }
2679
2680 /* The immediate versions don't provide a code. */
2681 if (!(trap_instr & 0xFC000000)) {
2682 if (env->hflags & MIPS_HFLAG_M16) {
2683 /* microMIPS mode */
2684 code = ((trap_instr >> 12) & ((1 << 4) - 1));
2685 } else {
2686 code = ((trap_instr >> 6) & ((1 << 10) - 1));
2687 }
2688 }
2689
2690 if (do_break(env, &info, code) != 0) {
2691 goto error;
2692 }
2693 }
2694 break;
2695 default:
2696 error:
2697 EXCP_DUMP(env, "qemu: unhandled CPU exception 0x%x - aborting\n", trapnr);
2698 abort();
2699 }
2700 process_pending_signals(env);
2701 }
2702 }
2703 #endif
2704
2705 #ifdef TARGET_OPENRISC
2706
2707 void cpu_loop(CPUOpenRISCState *env)
2708 {
2709 CPUState *cs = CPU(openrisc_env_get_cpu(env));
2710 int trapnr, gdbsig;
2711
2712 for (;;) {
2713 cpu_exec_start(cs);
2714 trapnr = cpu_openrisc_exec(cs);
2715 cpu_exec_end(cs);
2716 gdbsig = 0;
2717
2718 switch (trapnr) {
2719 case EXCP_RESET:
2720 qemu_log_mask(CPU_LOG_INT, "\nReset request, exit, pc is %#x\n", env->pc);
2721 exit(EXIT_FAILURE);
2722 break;
2723 case EXCP_BUSERR:
2724 qemu_log_mask(CPU_LOG_INT, "\nBus error, exit, pc is %#x\n", env->pc);
2725 gdbsig = TARGET_SIGBUS;
2726 break;
2727 case EXCP_DPF:
2728 case EXCP_IPF:
2729 cpu_dump_state(cs, stderr, fprintf, 0);
2730 gdbsig = TARGET_SIGSEGV;
2731 break;
2732 case EXCP_TICK:
2733 qemu_log_mask(CPU_LOG_INT, "\nTick time interrupt pc is %#x\n", env->pc);
2734 break;
2735 case EXCP_ALIGN:
2736 qemu_log_mask(CPU_LOG_INT, "\nAlignment pc is %#x\n", env->pc);
2737 gdbsig = TARGET_SIGBUS;
2738 break;
2739 case EXCP_ILLEGAL:
2740 qemu_log_mask(CPU_LOG_INT, "\nIllegal instructionpc is %#x\n", env->pc);
2741 gdbsig = TARGET_SIGILL;
2742 break;
2743 case EXCP_INT:
2744 qemu_log_mask(CPU_LOG_INT, "\nExternal interruptpc is %#x\n", env->pc);
2745 break;
2746 case EXCP_DTLBMISS:
2747 case EXCP_ITLBMISS:
2748 qemu_log_mask(CPU_LOG_INT, "\nTLB miss\n");
2749 break;
2750 case EXCP_RANGE:
2751 qemu_log_mask(CPU_LOG_INT, "\nRange\n");
2752 gdbsig = TARGET_SIGSEGV;
2753 break;
2754 case EXCP_SYSCALL:
2755 env->pc += 4; /* 0xc00; */
2756 env->gpr[11] = do_syscall(env,
2757 env->gpr[11], /* return value */
2758 env->gpr[3], /* r3 - r7 are params */
2759 env->gpr[4],
2760 env->gpr[5],
2761 env->gpr[6],
2762 env->gpr[7],
2763 env->gpr[8], 0, 0);
2764 break;
2765 case EXCP_FPE:
2766 qemu_log_mask(CPU_LOG_INT, "\nFloating point error\n");
2767 break;
2768 case EXCP_TRAP:
2769 qemu_log_mask(CPU_LOG_INT, "\nTrap\n");
2770 gdbsig = TARGET_SIGTRAP;
2771 break;
2772 case EXCP_NR:
2773 qemu_log_mask(CPU_LOG_INT, "\nNR\n");
2774 break;
2775 default:
2776 EXCP_DUMP(env, "\nqemu: unhandled CPU exception %#x - aborting\n",
2777 trapnr);
2778 gdbsig = TARGET_SIGILL;
2779 break;
2780 }
2781 if (gdbsig) {
2782 gdb_handlesig(cs, gdbsig);
2783 if (gdbsig != TARGET_SIGTRAP) {
2784 exit(EXIT_FAILURE);
2785 }
2786 }
2787
2788 process_pending_signals(env);
2789 }
2790 }
2791
2792 #endif /* TARGET_OPENRISC */
2793
2794 #ifdef TARGET_SH4
2795 void cpu_loop(CPUSH4State *env)
2796 {
2797 CPUState *cs = CPU(sh_env_get_cpu(env));
2798 int trapnr, ret;
2799 target_siginfo_t info;
2800
2801 while (1) {
2802 cpu_exec_start(cs);
2803 trapnr = cpu_sh4_exec(cs);
2804 cpu_exec_end(cs);
2805
2806 switch (trapnr) {
2807 case 0x160:
2808 env->pc += 2;
2809 ret = do_syscall(env,
2810 env->gregs[3],
2811 env->gregs[4],
2812 env->gregs[5],
2813 env->gregs[6],
2814 env->gregs[7],
2815 env->gregs[0],
2816 env->gregs[1],
2817 0, 0);
2818 env->gregs[0] = ret;
2819 break;
2820 case EXCP_INTERRUPT:
2821 /* just indicate that signals should be handled asap */
2822 break;
2823 case EXCP_DEBUG:
2824 {
2825 int sig;
2826
2827 sig = gdb_handlesig(cs, TARGET_SIGTRAP);
2828 if (sig)
2829 {
2830 info.si_signo = sig;
2831 info.si_errno = 0;
2832 info.si_code = TARGET_TRAP_BRKPT;
2833 queue_signal(env, info.si_signo, &info);
2834 }
2835 }
2836 break;
2837 case 0xa0:
2838 case 0xc0:
2839 info.si_signo = TARGET_SIGSEGV;
2840 info.si_errno = 0;
2841 info.si_code = TARGET_SEGV_MAPERR;
2842 info._sifields._sigfault._addr = env->tea;
2843 queue_signal(env, info.si_signo, &info);
2844 break;
2845
2846 default:
2847 printf ("Unhandled trap: 0x%x\n", trapnr);
2848 cpu_dump_state(cs, stderr, fprintf, 0);
2849 exit(EXIT_FAILURE);
2850 }
2851 process_pending_signals (env);
2852 }
2853 }
2854 #endif
2855
2856 #ifdef TARGET_CRIS
2857 void cpu_loop(CPUCRISState *env)
2858 {
2859 CPUState *cs = CPU(cris_env_get_cpu(env));
2860 int trapnr, ret;
2861 target_siginfo_t info;
2862
2863 while (1) {
2864 cpu_exec_start(cs);
2865 trapnr = cpu_cris_exec(cs);
2866 cpu_exec_end(cs);
2867 switch (trapnr) {
2868 case 0xaa:
2869 {
2870 info.si_signo = TARGET_SIGSEGV;
2871 info.si_errno = 0;
2872 /* XXX: check env->error_code */
2873 info.si_code = TARGET_SEGV_MAPERR;
2874 info._sifields._sigfault._addr = env->pregs[PR_EDA];
2875 queue_signal(env, info.si_signo, &info);
2876 }
2877 break;
2878 case EXCP_INTERRUPT:
2879 /* just indicate that signals should be handled asap */
2880 break;
2881 case EXCP_BREAK:
2882 ret = do_syscall(env,
2883 env->regs[9],
2884 env->regs[10],
2885 env->regs[11],
2886 env->regs[12],
2887 env->regs[13],
2888 env->pregs[7],
2889 env->pregs[11],
2890 0, 0);
2891 env->regs[10] = ret;
2892 break;
2893 case EXCP_DEBUG:
2894 {
2895 int sig;
2896
2897 sig = gdb_handlesig(cs, TARGET_SIGTRAP);
2898 if (sig)
2899 {
2900 info.si_signo = sig;
2901 info.si_errno = 0;
2902 info.si_code = TARGET_TRAP_BRKPT;
2903 queue_signal(env, info.si_signo, &info);
2904 }
2905 }
2906 break;
2907 default:
2908 printf ("Unhandled trap: 0x%x\n", trapnr);
2909 cpu_dump_state(cs, stderr, fprintf, 0);
2910 exit(EXIT_FAILURE);
2911 }
2912 process_pending_signals (env);
2913 }
2914 }
2915 #endif
2916
2917 #ifdef TARGET_MICROBLAZE
2918 void cpu_loop(CPUMBState *env)
2919 {
2920 CPUState *cs = CPU(mb_env_get_cpu(env));
2921 int trapnr, ret;
2922 target_siginfo_t info;
2923
2924 while (1) {
2925 cpu_exec_start(cs);
2926 trapnr = cpu_mb_exec(cs);
2927 cpu_exec_end(cs);
2928 switch (trapnr) {
2929 case 0xaa:
2930 {
2931 info.si_signo = TARGET_SIGSEGV;
2932 info.si_errno = 0;
2933 /* XXX: check env->error_code */
2934 info.si_code = TARGET_SEGV_MAPERR;
2935 info._sifields._sigfault._addr = 0;
2936 queue_signal(env, info.si_signo, &info);
2937 }
2938 break;
2939 case EXCP_INTERRUPT:
2940 /* just indicate that signals should be handled asap */
2941 break;
2942 case EXCP_BREAK:
2943 /* Return address is 4 bytes after the call. */
2944 env->regs[14] += 4;
2945 env->sregs[SR_PC] = env->regs[14];
2946 ret = do_syscall(env,
2947 env->regs[12],
2948 env->regs[5],
2949 env->regs[6],
2950 env->regs[7],
2951 env->regs[8],
2952 env->regs[9],
2953 env->regs[10],
2954 0, 0);
2955 env->regs[3] = ret;
2956 break;
2957 case EXCP_HW_EXCP:
2958 env->regs[17] = env->sregs[SR_PC] + 4;
2959 if (env->iflags & D_FLAG) {
2960 env->sregs[SR_ESR] |= 1 << 12;
2961 env->sregs[SR_PC] -= 4;
2962 /* FIXME: if branch was immed, replay the imm as well. */
2963 }
2964
2965 env->iflags &= ~(IMM_FLAG | D_FLAG);
2966
2967 switch (env->sregs[SR_ESR] & 31) {
2968 case ESR_EC_DIVZERO:
2969 info.si_signo = TARGET_SIGFPE;
2970 info.si_errno = 0;
2971 info.si_code = TARGET_FPE_FLTDIV;
2972 info._sifields._sigfault._addr = 0;
2973 queue_signal(env, info.si_signo, &info);
2974 break;
2975 case ESR_EC_FPU:
2976 info.si_signo = TARGET_SIGFPE;
2977 info.si_errno = 0;
2978 if (env->sregs[SR_FSR] & FSR_IO) {
2979 info.si_code = TARGET_FPE_FLTINV;
2980 }
2981 if (env->sregs[SR_FSR] & FSR_DZ) {
2982 info.si_code = TARGET_FPE_FLTDIV;
2983 }
2984 info._sifields._sigfault._addr = 0;
2985 queue_signal(env, info.si_signo, &info);
2986 break;
2987 default:
2988 printf ("Unhandled hw-exception: 0x%x\n",
2989 env->sregs[SR_ESR] & ESR_EC_MASK);
2990 cpu_dump_state(cs, stderr, fprintf, 0);
2991 exit(EXIT_FAILURE);
2992 break;
2993 }
2994 break;
2995 case EXCP_DEBUG:
2996 {
2997 int sig;
2998
2999 sig = gdb_handlesig(cs, TARGET_SIGTRAP);
3000 if (sig)
3001 {
3002 info.si_signo = sig;
3003 info.si_errno = 0;
3004 info.si_code = TARGET_TRAP_BRKPT;
3005 queue_signal(env, info.si_signo, &info);
3006 }
3007 }
3008 break;
3009 default:
3010 printf ("Unhandled trap: 0x%x\n", trapnr);
3011 cpu_dump_state(cs, stderr, fprintf, 0);
3012 exit(EXIT_FAILURE);
3013 }
3014 process_pending_signals (env);
3015 }
3016 }
3017 #endif
3018
3019 #ifdef TARGET_M68K
3020
3021 void cpu_loop(CPUM68KState *env)
3022 {
3023 CPUState *cs = CPU(m68k_env_get_cpu(env));
3024 int trapnr;
3025 unsigned int n;
3026 target_siginfo_t info;
3027 TaskState *ts = cs->opaque;
3028
3029 for(;;) {
3030 cpu_exec_start(cs);
3031 trapnr = cpu_m68k_exec(cs);
3032 cpu_exec_end(cs);
3033 switch(trapnr) {
3034 case EXCP_ILLEGAL:
3035 {
3036 if (ts->sim_syscalls) {
3037 uint16_t nr;
3038 get_user_u16(nr, env->pc + 2);
3039 env->pc += 4;
3040 do_m68k_simcall(env, nr);
3041 } else {
3042 goto do_sigill;
3043 }
3044 }
3045 break;
3046 case EXCP_HALT_INSN:
3047 /* Semihosing syscall. */
3048 env->pc += 4;
3049 do_m68k_semihosting(env, env->dregs[0]);
3050 break;
3051 case EXCP_LINEA:
3052 case EXCP_LINEF:
3053 case EXCP_UNSUPPORTED:
3054 do_sigill:
3055 info.si_signo = TARGET_SIGILL;
3056 info.si_errno = 0;
3057 info.si_code = TARGET_ILL_ILLOPN;
3058 info._sifields._sigfault._addr = env->pc;
3059 queue_signal(env, info.si_signo, &info);
3060 break;
3061 case EXCP_TRAP0:
3062 {
3063 ts->sim_syscalls = 0;
3064 n = env->dregs[0];
3065 env->pc += 2;
3066 env->dregs[0] = do_syscall(env,
3067 n,
3068 env->dregs[1],
3069 env->dregs[2],
3070 env->dregs[3],
3071 env->dregs[4],
3072 env->dregs[5],
3073 env->aregs[0],
3074 0, 0);
3075 }
3076 break;
3077 case EXCP_INTERRUPT:
3078 /* just indicate that signals should be handled asap */
3079 break;
3080 case EXCP_ACCESS:
3081 {
3082 info.si_signo = TARGET_SIGSEGV;
3083 info.si_errno = 0;
3084 /* XXX: check env->error_code */
3085 info.si_code = TARGET_SEGV_MAPERR;
3086 info._sifields._sigfault._addr = env->mmu.ar;
3087 queue_signal(env, info.si_signo, &info);
3088 }
3089 break;
3090 case EXCP_DEBUG:
3091 {
3092 int sig;
3093
3094 sig = gdb_handlesig(cs, TARGET_SIGTRAP);
3095 if (sig)
3096 {
3097 info.si_signo = sig;
3098 info.si_errno = 0;
3099 info.si_code = TARGET_TRAP_BRKPT;
3100 queue_signal(env, info.si_signo, &info);
3101 }
3102 }
3103 break;
3104 default:
3105 EXCP_DUMP(env, "qemu: unhandled CPU exception 0x%x - aborting\n", trapnr);
3106 abort();
3107 }
3108 process_pending_signals(env);
3109 }
3110 }
3111 #endif /* TARGET_M68K */
3112
3113 #ifdef TARGET_ALPHA
3114 static void do_store_exclusive(CPUAlphaState *env, int reg, int quad)
3115 {
3116 target_ulong addr, val, tmp;
3117 target_siginfo_t info;
3118 int ret = 0;
3119
3120 addr = env->lock_addr;
3121 tmp = env->lock_st_addr;
3122 env->lock_addr = -1;
3123 env->lock_st_addr = 0;
3124
3125 start_exclusive();
3126 mmap_lock();
3127
3128 if (addr == tmp) {
3129 if (quad ? get_user_s64(val, addr) : get_user_s32(val, addr)) {
3130 goto do_sigsegv;
3131 }
3132
3133 if (val == env->lock_value) {
3134 tmp = env->ir[reg];
3135 if (quad ? put_user_u64(tmp, addr) : put_user_u32(tmp, addr)) {
3136 goto do_sigsegv;
3137 }
3138 ret = 1;
3139 }
3140 }
3141 env->ir[reg] = ret;
3142 env->pc += 4;
3143
3144 mmap_unlock();
3145 end_exclusive();
3146 return;
3147
3148 do_sigsegv:
3149 mmap_unlock();
3150 end_exclusive();
3151
3152 info.si_signo = TARGET_SIGSEGV;
3153 info.si_errno = 0;
3154 info.si_code = TARGET_SEGV_MAPERR;
3155 info._sifields._sigfault._addr = addr;
3156 queue_signal(env, TARGET_SIGSEGV, &info);
3157 }
3158
3159 void cpu_loop(CPUAlphaState *env)
3160 {
3161 CPUState *cs = CPU(alpha_env_get_cpu(env));
3162 int trapnr;
3163 target_siginfo_t info;
3164 abi_long sysret;
3165
3166 while (1) {
3167 cpu_exec_start(cs);
3168 trapnr = cpu_alpha_exec(cs);
3169 cpu_exec_end(cs);
3170
3171 /* All of the traps imply a transition through PALcode, which
3172 implies an REI instruction has been executed. Which means
3173 that the intr_flag should be cleared. */
3174 env->intr_flag = 0;
3175
3176 switch (trapnr) {
3177 case EXCP_RESET:
3178 fprintf(stderr, "Reset requested. Exit\n");
3179 exit(EXIT_FAILURE);
3180 break;
3181 case EXCP_MCHK:
3182 fprintf(stderr, "Machine check exception. Exit\n");
3183 exit(EXIT_FAILURE);
3184 break;
3185 case EXCP_SMP_INTERRUPT:
3186 case EXCP_CLK_INTERRUPT:
3187 case EXCP_DEV_INTERRUPT:
3188 fprintf(stderr, "External interrupt. Exit\n");
3189 exit(EXIT_FAILURE);
3190 break;
3191 case EXCP_MMFAULT:
3192 env->lock_addr = -1;
3193 info.si_signo = TARGET_SIGSEGV;
3194 info.si_errno = 0;
3195 info.si_code = (page_get_flags(env->trap_arg0) & PAGE_VALID
3196 ? TARGET_SEGV_ACCERR : TARGET_SEGV_MAPERR);
3197 info._sifields._sigfault._addr = env->trap_arg0;
3198 queue_signal(env, info.si_signo, &info);
3199 break;
3200 case EXCP_UNALIGN:
3201 env->lock_addr = -1;
3202 info.si_signo = TARGET_SIGBUS;
3203 info.si_errno = 0;
3204 info.si_code = TARGET_BUS_ADRALN;
3205 info._sifields._sigfault._addr = env->trap_arg0;
3206 queue_signal(env, info.si_signo, &info);
3207 break;
3208 case EXCP_OPCDEC:
3209 do_sigill:
3210 env->lock_addr = -1;
3211 info.si_signo = TARGET_SIGILL;
3212 info.si_errno = 0;
3213 info.si_code = TARGET_ILL_ILLOPC;
3214 info._sifields._sigfault._addr = env->pc;
3215 queue_signal(env, info.si_signo, &info);
3216 break;
3217 case EXCP_ARITH:
3218 env->lock_addr = -1;
3219 info.si_signo = TARGET_SIGFPE;
3220 info.si_errno = 0;
3221 info.si_code = TARGET_FPE_FLTINV;
3222 info._sifields._sigfault._addr = env->pc;
3223 queue_signal(env, info.si_signo, &info);
3224 break;
3225 case EXCP_FEN:
3226 /* No-op. Linux simply re-enables the FPU. */
3227 break;
3228 case EXCP_CALL_PAL:
3229 env->lock_addr = -1;
3230 switch (env->error_code) {
3231 case 0x80:
3232 /* BPT */
3233 info.si_signo = TARGET_SIGTRAP;
3234 info.si_errno = 0;
3235 info.si_code = TARGET_TRAP_BRKPT;
3236 info._sifields._sigfault._addr = env->pc;
3237 queue_signal(env, info.si_signo, &info);
3238 break;
3239 case 0x81:
3240 /* BUGCHK */
3241 info.si_signo = TARGET_SIGTRAP;
3242 info.si_errno = 0;
3243 info.si_code = 0;
3244 info._sifields._sigfault._addr = env->pc;
3245 queue_signal(env, info.si_signo, &info);
3246 break;
3247 case 0x83:
3248 /* CALLSYS */
3249 trapnr = env->ir[IR_V0];
3250 sysret = do_syscall(env, trapnr,
3251 env->ir[IR_A0], env->ir[IR_A1],
3252 env->ir[IR_A2], env->ir[IR_A3],
3253 env->ir[IR_A4], env->ir[IR_A5],
3254 0, 0);
3255 if (trapnr == TARGET_NR_sigreturn
3256 || trapnr == TARGET_NR_rt_sigreturn) {
3257 break;
3258 }
3259 /* Syscall writes 0 to V0 to bypass error check, similar
3260 to how this is handled internal to Linux kernel.
3261 (Ab)use trapnr temporarily as boolean indicating error. */
3262 trapnr = (env->ir[IR_V0] != 0 && sysret < 0);
3263 env->ir[IR_V0] = (trapnr ? -sysret : sysret);
3264 env->ir[IR_A3] = trapnr;
3265 break;
3266 case 0x86:
3267 /* IMB */
3268 /* ??? We can probably elide the code using page_unprotect
3269 that is checking for self-modifying code. Instead we
3270 could simply call tb_flush here. Until we work out the
3271 changes required to turn off the extra write protection,
3272 this can be a no-op. */
3273 break;
3274 case 0x9E:
3275 /* RDUNIQUE */
3276 /* Handled in the translator for usermode. */
3277 abort();
3278 case 0x9F:
3279 /* WRUNIQUE */
3280 /* Handled in the translator for usermode. */
3281 abort();
3282 case 0xAA:
3283 /* GENTRAP */
3284 info.si_signo = TARGET_SIGFPE;
3285 switch (env->ir[IR_A0]) {
3286 case TARGET_GEN_INTOVF:
3287 info.si_code = TARGET_FPE_INTOVF;
3288 break;
3289 case TARGET_GEN_INTDIV:
3290 info.si_code = TARGET_FPE_INTDIV;
3291 break;
3292 case TARGET_GEN_FLTOVF:
3293 info.si_code = TARGET_FPE_FLTOVF;
3294 break;
3295 case TARGET_GEN_FLTUND:
3296 info.si_code = TARGET_FPE_FLTUND;
3297 break;
3298 case TARGET_GEN_FLTINV:
3299 info.si_code = TARGET_FPE_FLTINV;
3300 break;
3301 case TARGET_GEN_FLTINE:
3302 info.si_code = TARGET_FPE_FLTRES;
3303 break;
3304 case TARGET_GEN_ROPRAND:
3305 info.si_code = 0;
3306 break;
3307 default:
3308 info.si_signo = TARGET_SIGTRAP;
3309 info.si_code = 0;
3310 break;
3311 }
3312 info.si_errno = 0;
3313 info._sifields._sigfault._addr = env->pc;
3314 queue_signal(env, info.si_signo, &info);
3315 break;
3316 default:
3317 goto do_sigill;
3318 }
3319 break;
3320 case EXCP_DEBUG:
3321 info.si_signo = gdb_handlesig(cs, TARGET_SIGTRAP);
3322 if (info.si_signo) {
3323 env->lock_addr = -1;
3324 info.si_errno = 0;
3325 info.si_code = TARGET_TRAP_BRKPT;
3326 queue_signal(env, info.si_signo, &info);
3327 }
3328 break;
3329 case EXCP_STL_C:
3330 case EXCP_STQ_C:
3331 do_store_exclusive(env, env->error_code, trapnr - EXCP_STL_C);
3332 break;
3333 case EXCP_INTERRUPT:
3334 /* Just indicate that signals should be handled asap. */
3335 break;
3336 default:
3337 printf ("Unhandled trap: 0x%x\n", trapnr);
3338 cpu_dump_state(cs, stderr, fprintf, 0);
3339 exit(EXIT_FAILURE);
3340 }
3341 process_pending_signals (env);
3342 }
3343 }
3344 #endif /* TARGET_ALPHA */
3345
3346 #ifdef TARGET_S390X
3347 void cpu_loop(CPUS390XState *env)
3348 {
3349 CPUState *cs = CPU(s390_env_get_cpu(env));
3350 int trapnr, n, sig;
3351 target_siginfo_t info;
3352 target_ulong addr;
3353
3354 while (1) {
3355 cpu_exec_start(cs);
3356 trapnr = cpu_s390x_exec(cs);
3357 cpu_exec_end(cs);
3358 switch (trapnr) {
3359 case EXCP_INTERRUPT:
3360 /* Just indicate that signals should be handled asap. */
3361 break;
3362
3363 case EXCP_SVC:
3364 n = env->int_svc_code;
3365 if (!n) {
3366 /* syscalls > 255 */
3367 n = env->regs[1];
3368 }
3369 env->psw.addr += env->int_svc_ilen;
3370 env->regs[2] = do_syscall(env, n, env->regs[2], env->regs[3],
3371 env->regs[4], env->regs[5],
3372 env->regs[6], env->regs[7], 0, 0);
3373 break;
3374
3375 case EXCP_DEBUG:
3376 sig = gdb_handlesig(cs, TARGET_SIGTRAP);
3377 if (sig) {
3378 n = TARGET_TRAP_BRKPT;
3379 goto do_signal_pc;
3380 }
3381 break;
3382 case EXCP_PGM:
3383 n = env->int_pgm_code;
3384 switch (n) {
3385 case PGM_OPERATION:
3386 case PGM_PRIVILEGED:
3387 sig = TARGET_SIGILL;
3388 n = TARGET_ILL_ILLOPC;
3389 goto do_signal_pc;
3390 case PGM_PROTECTION:
3391 case PGM_ADDRESSING:
3392 sig = TARGET_SIGSEGV;
3393 /* XXX: check env->error_code */
3394 n = TARGET_SEGV_MAPERR;
3395 addr = env->__excp_addr;
3396 goto do_signal;
3397 case PGM_EXECUTE:
3398 case PGM_SPECIFICATION:
3399 case PGM_SPECIAL_OP:
3400 case PGM_OPERAND:
3401 do_sigill_opn:
3402 sig = TARGET_SIGILL;
3403 n = TARGET_ILL_ILLOPN;
3404 goto do_signal_pc;
3405
3406 case PGM_FIXPT_OVERFLOW:
3407 sig = TARGET_SIGFPE;
3408 n = TARGET_FPE_INTOVF;
3409 goto do_signal_pc;
3410 case PGM_FIXPT_DIVIDE:
3411 sig = TARGET_SIGFPE;
3412 n = TARGET_FPE_INTDIV;
3413 goto do_signal_pc;
3414
3415 case PGM_DATA:
3416 n = (env->fpc >> 8) & 0xff;
3417 if (n == 0xff) {
3418 /* compare-and-trap */
3419 goto do_sigill_opn;
3420 } else {
3421 /* An IEEE exception, simulated or otherwise. */
3422 if (n & 0x80) {
3423 n = TARGET_FPE_FLTINV;
3424 } else if (n & 0x40) {
3425 n = TARGET_FPE_FLTDIV;
3426 } else if (n & 0x20) {
3427 n = TARGET_FPE_FLTOVF;
3428 } else if (n & 0x10) {
3429 n = TARGET_FPE_FLTUND;
3430 } else if (n & 0x08) {
3431 n = TARGET_FPE_FLTRES;
3432 } else {
3433 /* ??? Quantum exception; BFP, DFP error. */
3434 goto do_sigill_opn;
3435 }
3436 sig = TARGET_SIGFPE;
3437 goto do_signal_pc;
3438 }
3439
3440 default:
3441 fprintf(stderr, "Unhandled program exception: %#x\n", n);
3442 cpu_dump_state(cs, stderr, fprintf, 0);
3443 exit(EXIT_FAILURE);
3444 }
3445 break;
3446
3447 do_signal_pc:
3448 addr = env->psw.addr;
3449 do_signal:
3450 info.si_signo = sig;
3451 info.si_errno = 0;
3452 info.si_code = n;
3453 info._sifields._sigfault._addr = addr;
3454 queue_signal(env, info.si_signo, &info);
3455 break;
3456
3457 default:
3458 fprintf(stderr, "Unhandled trap: 0x%x\n", trapnr);
3459 cpu_dump_state(cs, stderr, fprintf, 0);
3460 exit(EXIT_FAILURE);
3461 }
3462 process_pending_signals (env);
3463 }
3464 }
3465
3466 #endif /* TARGET_S390X */
3467
3468 #ifdef TARGET_TILEGX
3469
3470 static void gen_sigill_reg(CPUTLGState *env)
3471 {
3472 target_siginfo_t info;
3473
3474 info.si_signo = TARGET_SIGILL;
3475 info.si_errno = 0;
3476 info.si_code = TARGET_ILL_PRVREG;
3477 info._sifields._sigfault._addr = env->pc;
3478 queue_signal(env, info.si_signo, &info);
3479 }
3480
3481 static void do_signal(CPUTLGState *env, int signo, int sigcode)
3482 {
3483 target_siginfo_t info;
3484
3485 info.si_signo = signo;
3486 info.si_errno = 0;
3487 info._sifields._sigfault._addr = env->pc;
3488
3489 if (signo == TARGET_SIGSEGV) {
3490 /* The passed in sigcode is a dummy; check for a page mapping
3491 and pass either MAPERR or ACCERR. */
3492 target_ulong addr = env->excaddr;
3493 info._sifields._sigfault._addr = addr;
3494 if (page_check_range(addr, 1, PAGE_VALID) < 0) {
3495 sigcode = TARGET_SEGV_MAPERR;
3496 } else {
3497 sigcode = TARGET_SEGV_ACCERR;
3498 }
3499 }
3500 info.si_code = sigcode;
3501
3502 queue_signal(env, info.si_signo, &info);
3503 }
3504
3505 static void gen_sigsegv_maperr(CPUTLGState *env, target_ulong addr)
3506 {
3507 env->excaddr = addr;
3508 do_signal(env, TARGET_SIGSEGV, 0);
3509 }
3510
3511 static void set_regval(CPUTLGState *env, uint8_t reg, uint64_t val)
3512 {
3513 if (unlikely(reg >= TILEGX_R_COUNT)) {
3514 switch (reg) {
3515 case TILEGX_R_SN:
3516 case TILEGX_R_ZERO:
3517 return;
3518 case TILEGX_R_IDN0:
3519 case TILEGX_R_IDN1:
3520 case TILEGX_R_UDN0:
3521 case TILEGX_R_UDN1:
3522 case TILEGX_R_UDN2:
3523 case TILEGX_R_UDN3:
3524 gen_sigill_reg(env);
3525 return;
3526 default:
3527 g_assert_not_reached();
3528 }
3529 }
3530 env->regs[reg] = val;
3531 }
3532
3533 /*
3534 * Compare the 8-byte contents of the CmpValue SPR with the 8-byte value in
3535 * memory at the address held in the first source register. If the values are
3536 * not equal, then no memory operation is performed. If the values are equal,
3537 * the 8-byte quantity from the second source register is written into memory
3538 * at the address held in the first source register. In either case, the result
3539 * of the instruction is the value read from memory. The compare and write to
3540 * memory are atomic and thus can be used for synchronization purposes. This
3541 * instruction only operates for addresses aligned to a 8-byte boundary.
3542 * Unaligned memory access causes an Unaligned Data Reference interrupt.
3543 *
3544 * Functional Description (64-bit)
3545 * uint64_t memVal = memoryReadDoubleWord (rf[SrcA]);
3546 * rf[Dest] = memVal;
3547 * if (memVal == SPR[CmpValueSPR])
3548 * memoryWriteDoubleWord (rf[SrcA], rf[SrcB]);
3549 *
3550 * Functional Description (32-bit)
3551 * uint64_t memVal = signExtend32 (memoryReadWord (rf[SrcA]));
3552 * rf[Dest] = memVal;
3553 * if (memVal == signExtend32 (SPR[CmpValueSPR]))
3554 * memoryWriteWord (rf[SrcA], rf[SrcB]);
3555 *
3556 *
3557 * This function also processes exch and exch4 which need not process SPR.
3558 */
3559 static void do_exch(CPUTLGState *env, bool quad, bool cmp)
3560 {
3561 target_ulong addr;
3562 target_long val, sprval;
3563
3564 start_exclusive();
3565
3566 addr = env->atomic_srca;
3567 if (quad ? get_user_s64(val, addr) : get_user_s32(val, addr)) {
3568 goto sigsegv_maperr;
3569 }
3570
3571 if (cmp) {
3572 if (quad) {
3573 sprval = env->spregs[TILEGX_SPR_CMPEXCH];
3574 } else {
3575 sprval = sextract64(env->spregs[TILEGX_SPR_CMPEXCH], 0, 32);
3576 }
3577 }
3578
3579 if (!cmp || val == sprval) {
3580 target_long valb = env->atomic_srcb;
3581 if (quad ? put_user_u64(valb, addr) : put_user_u32(valb, addr)) {
3582 goto sigsegv_maperr;
3583 }
3584 }
3585
3586 set_regval(env, env->atomic_dstr, val);
3587 end_exclusive();
3588 return;
3589
3590 sigsegv_maperr:
3591 end_exclusive();
3592 gen_sigsegv_maperr(env, addr);
3593 }
3594
3595 static void do_fetch(CPUTLGState *env, int trapnr, bool quad)
3596 {
3597 int8_t write = 1;
3598 target_ulong addr;
3599 target_long val, valb;
3600
3601 start_exclusive();
3602
3603 addr = env->atomic_srca;
3604 valb = env->atomic_srcb;
3605 if (quad ? get_user_s64(val, addr) : get_user_s32(val, addr)) {
3606 goto sigsegv_maperr;
3607 }
3608
3609 switch (trapnr) {
3610 case TILEGX_EXCP_OPCODE_FETCHADD:
3611 case TILEGX_EXCP_OPCODE_FETCHADD4:
3612 valb += val;
3613 break;
3614 case TILEGX_EXCP_OPCODE_FETCHADDGEZ:
3615 valb += val;
3616 if (valb < 0) {
3617 write = 0;
3618 }
3619 break;
3620 case TILEGX_EXCP_OPCODE_FETCHADDGEZ4:
3621 valb += val;
3622 if ((int32_t)valb < 0) {
3623 write = 0;
3624 }
3625 break;
3626 case TILEGX_EXCP_OPCODE_FETCHAND:
3627 case TILEGX_EXCP_OPCODE_FETCHAND4:
3628 valb &= val;
3629 break;
3630 case TILEGX_EXCP_OPCODE_FETCHOR:
3631 case TILEGX_EXCP_OPCODE_FETCHOR4:
3632 valb |= val;
3633 break;
3634 default:
3635 g_assert_not_reached();
3636 }
3637
3638 if (write) {
3639 if (quad ? put_user_u64(valb, addr) : put_user_u32(valb, addr)) {
3640 goto sigsegv_maperr;
3641 }
3642 }
3643
3644 set_regval(env, env->atomic_dstr, val);
3645 end_exclusive();
3646 return;
3647
3648 sigsegv_maperr:
3649 end_exclusive();
3650 gen_sigsegv_maperr(env, addr);
3651 }
3652
3653 void cpu_loop(CPUTLGState *env)
3654 {
3655 CPUState *cs = CPU(tilegx_env_get_cpu(env));
3656 int trapnr;
3657
3658 while (1) {
3659 cpu_exec_start(cs);
3660 trapnr = cpu_tilegx_exec(cs);
3661 cpu_exec_end(cs);
3662 switch (trapnr) {
3663 case TILEGX_EXCP_SYSCALL:
3664 env->regs[TILEGX_R_RE] = do_syscall(env, env->regs[TILEGX_R_NR],
3665 env->regs[0], env->regs[1],
3666 env->regs[2], env->regs[3],
3667 env->regs[4], env->regs[5],
3668 env->regs[6], env->regs[7]);
3669 env->regs[TILEGX_R_ERR] = TILEGX_IS_ERRNO(env->regs[TILEGX_R_RE])
3670 ? - env->regs[TILEGX_R_RE]
3671 : 0;
3672 break;
3673 case TILEGX_EXCP_OPCODE_EXCH:
3674 do_exch(env, true, false);
3675 break;
3676 case TILEGX_EXCP_OPCODE_EXCH4:
3677 do_exch(env, false, false);
3678 break;
3679 case TILEGX_EXCP_OPCODE_CMPEXCH:
3680 do_exch(env, true, true);
3681 break;
3682 case TILEGX_EXCP_OPCODE_CMPEXCH4:
3683 do_exch(env, false, true);
3684 break;
3685 case TILEGX_EXCP_OPCODE_FETCHADD:
3686 case TILEGX_EXCP_OPCODE_FETCHADDGEZ:
3687 case TILEGX_EXCP_OPCODE_FETCHAND:
3688 case TILEGX_EXCP_OPCODE_FETCHOR:
3689 do_fetch(env, trapnr, true);
3690 break;
3691 case TILEGX_EXCP_OPCODE_FETCHADD4:
3692 case TILEGX_EXCP_OPCODE_FETCHADDGEZ4:
3693 case TILEGX_EXCP_OPCODE_FETCHAND4:
3694 case TILEGX_EXCP_OPCODE_FETCHOR4:
3695 do_fetch(env, trapnr, false);
3696 break;
3697 case TILEGX_EXCP_SIGNAL:
3698 do_signal(env, env->signo, env->sigcode);
3699 break;
3700 case TILEGX_EXCP_REG_IDN_ACCESS:
3701 case TILEGX_EXCP_REG_UDN_ACCESS:
3702 gen_sigill_reg(env);
3703 break;
3704 default:
3705 fprintf(stderr, "trapnr is %d[0x%x].\n", trapnr, trapnr);
3706 g_assert_not_reached();
3707 }
3708 process_pending_signals(env);
3709 }
3710 }
3711
3712 #endif
3713
3714 THREAD CPUState *thread_cpu;
3715
3716 void task_settid(TaskState *ts)
3717 {
3718 if (ts->ts_tid == 0) {
3719 ts->ts_tid = (pid_t)syscall(SYS_gettid);
3720 }
3721 }
3722
3723 void stop_all_tasks(void)
3724 {
3725 /*
3726 * We trust that when using NPTL, start_exclusive()
3727 * handles thread stopping correctly.
3728 */
3729 start_exclusive();
3730 }
3731
3732 /* Assumes contents are already zeroed. */
3733 void init_task_state(TaskState *ts)
3734 {
3735 int i;
3736
3737 ts->used = 1;
3738 ts->first_free = ts->sigqueue_table;
3739 for (i = 0; i < MAX_SIGQUEUE_SIZE - 1; i++) {
3740 ts->sigqueue_table[i].next = &ts->sigqueue_table[i + 1];
3741 }
3742 ts->sigqueue_table[i].next = NULL;
3743 }
3744
3745 CPUArchState *cpu_copy(CPUArchState *env)
3746 {
3747 CPUState *cpu = ENV_GET_CPU(env);
3748 CPUState *new_cpu = cpu_init(cpu_model);
3749 CPUArchState *new_env = new_cpu->env_ptr;
3750 CPUBreakpoint *bp;
3751 CPUWatchpoint *wp;
3752
3753 /* Reset non arch specific state */
3754 cpu_reset(new_cpu);
3755
3756 memcpy(new_env, env, sizeof(CPUArchState));
3757
3758 /* Clone all break/watchpoints.
3759 Note: Once we support ptrace with hw-debug register access, make sure
3760 BP_CPU break/watchpoints are handled correctly on clone. */
3761 QTAILQ_INIT(&new_cpu->breakpoints);
3762 QTAILQ_INIT(&new_cpu->watchpoints);
3763 QTAILQ_FOREACH(bp, &cpu->breakpoints, entry) {
3764 cpu_breakpoint_insert(new_cpu, bp->pc, bp->flags, NULL);
3765 }
3766 QTAILQ_FOREACH(wp, &cpu->watchpoints, entry) {
3767 cpu_watchpoint_insert(new_cpu, wp->vaddr, wp->len, wp->flags, NULL);
3768 }
3769
3770 return new_env;
3771 }
3772
3773 static void handle_arg_help(const char *arg)
3774 {
3775 usage(EXIT_SUCCESS);
3776 }
3777
3778 static void handle_arg_log(const char *arg)
3779 {
3780 int mask;
3781
3782 mask = qemu_str_to_log_mask(arg);
3783 if (!mask) {
3784 qemu_print_log_usage(stdout);
3785 exit(EXIT_FAILURE);
3786 }
3787 qemu_log_needs_buffers();
3788 qemu_set_log(mask);
3789 }
3790
3791 static void handle_arg_log_filename(const char *arg)
3792 {
3793 qemu_set_log_filename(arg);
3794 }
3795
3796 static void handle_arg_set_env(const char *arg)
3797 {
3798 char *r, *p, *token;
3799 r = p = strdup(arg);
3800 while ((token = strsep(&p, ",")) != NULL) {
3801 if (envlist_setenv(envlist, token) != 0) {
3802 usage(EXIT_FAILURE);
3803 }
3804 }
3805 free(r);
3806 }
3807
3808 static void handle_arg_unset_env(const char *arg)
3809 {
3810 char *r, *p, *token;
3811 r = p = strdup(arg);
3812 while ((token = strsep(&p, ",")) != NULL) {
3813 if (envlist_unsetenv(envlist, token) != 0) {
3814 usage(EXIT_FAILURE);
3815 }
3816 }
3817 free(r);
3818 }
3819
3820 static void handle_arg_argv0(const char *arg)
3821 {
3822 argv0 = strdup(arg);
3823 }
3824
3825 static void handle_arg_stack_size(const char *arg)
3826 {
3827 char *p;
3828 guest_stack_size = strtoul(arg, &p, 0);
3829 if (guest_stack_size == 0) {
3830 usage(EXIT_FAILURE);
3831 }
3832
3833 if (*p == 'M') {
3834 guest_stack_size *= 1024 * 1024;
3835 } else if (*p == 'k' || *p == 'K') {
3836 guest_stack_size *= 1024;
3837 }
3838 }
3839
3840 static void handle_arg_ld_prefix(const char *arg)
3841 {
3842 interp_prefix = strdup(arg);
3843 }
3844
3845 static void handle_arg_pagesize(const char *arg)
3846 {
3847 qemu_host_page_size = atoi(arg);
3848 if (qemu_host_page_size == 0 ||
3849 (qemu_host_page_size & (qemu_host_page_size - 1)) != 0) {
3850 fprintf(stderr, "page size must be a power of two\n");
3851 exit(EXIT_FAILURE);
3852 }
3853 }
3854
3855 static void handle_arg_randseed(const char *arg)
3856 {
3857 unsigned long long seed;
3858
3859 if (parse_uint_full(arg, &seed, 0) != 0 || seed > UINT_MAX) {
3860 fprintf(stderr, "Invalid seed number: %s\n", arg);
3861 exit(EXIT_FAILURE);
3862 }
3863 srand(seed);
3864 }
3865
3866 static void handle_arg_gdb(const char *arg)
3867 {
3868 gdbstub_port = atoi(arg);
3869 }
3870
3871 static void handle_arg_uname(const char *arg)
3872 {
3873 qemu_uname_release = strdup(arg);
3874 }
3875
3876 static void handle_arg_cpu(const char *arg)
3877 {
3878 cpu_model = strdup(arg);
3879 if (cpu_model == NULL || is_help_option(cpu_model)) {
3880 /* XXX: implement xxx_cpu_list for targets that still miss it */
3881 #if defined(cpu_list)
3882 cpu_list(stdout, &fprintf);
3883 #endif
3884 exit(EXIT_FAILURE);
3885 }
3886 }
3887
3888 static void handle_arg_guest_base(const char *arg)
3889 {
3890 guest_base = strtol(arg, NULL, 0);
3891 have_guest_base = 1;
3892 }
3893
3894 static void handle_arg_reserved_va(const char *arg)
3895 {
3896 char *p;
3897 int shift = 0;
3898 reserved_va = strtoul(arg, &p, 0);
3899 switch (*p) {
3900 case 'k':
3901 case 'K':
3902 shift = 10;
3903 break;
3904 case 'M':
3905 shift = 20;
3906 break;
3907 case 'G':
3908 shift = 30;
3909 break;
3910 }
3911 if (shift) {
3912 unsigned long unshifted = reserved_va;
3913 p++;
3914 reserved_va <<= shift;
3915 if (((reserved_va >> shift) != unshifted)
3916 #if HOST_LONG_BITS > TARGET_VIRT_ADDR_SPACE_BITS
3917 || (reserved_va > (1ul << TARGET_VIRT_ADDR_SPACE_BITS))
3918 #endif
3919 ) {
3920 fprintf(stderr, "Reserved virtual address too big\n");
3921 exit(EXIT_FAILURE);
3922 }
3923 }
3924 if (*p) {
3925 fprintf(stderr, "Unrecognised -R size suffix '%s'\n", p);
3926 exit(EXIT_FAILURE);
3927 }
3928 }
3929
3930 static void handle_arg_singlestep(const char *arg)
3931 {
3932 singlestep = 1;
3933 }
3934
3935 static void handle_arg_strace(const char *arg)
3936 {
3937 do_strace = 1;
3938 }
3939
3940 static void handle_arg_version(const char *arg)
3941 {
3942 printf("qemu-" TARGET_NAME " version " QEMU_VERSION QEMU_PKGVERSION
3943 ", Copyright (c) 2003-2008 Fabrice Bellard\n");
3944 exit(EXIT_SUCCESS);
3945 }
3946
3947 struct qemu_argument {
3948 const char *argv;
3949 const char *env;
3950 bool has_arg;
3951 void (*handle_opt)(const char *arg);
3952 const char *example;
3953 const char *help;
3954 };
3955
3956 static const struct qemu_argument arg_table[] = {
3957 {"h", "", false, handle_arg_help,
3958 "", "print this help"},
3959 {"help", "", false, handle_arg_help,
3960 "", ""},
3961 {"g", "QEMU_GDB", true, handle_arg_gdb,
3962 "port", "wait gdb connection to 'port'"},
3963 {"L", "QEMU_LD_PREFIX", true, handle_arg_ld_prefix,
3964 "path", "set the elf interpreter prefix to 'path'"},
3965 {"s", "QEMU_STACK_SIZE", true, handle_arg_stack_size,
3966 "size", "set the stack size to 'size' bytes"},
3967 {"cpu", "QEMU_CPU", true, handle_arg_cpu,
3968 "model", "select CPU (-cpu help for list)"},
3969 {"E", "QEMU_SET_ENV", true, handle_arg_set_env,
3970 "var=value", "sets targets environment variable (see below)"},
3971 {"U", "QEMU_UNSET_ENV", true, handle_arg_unset_env,
3972 "var", "unsets targets environment variable (see below)"},
3973 {"0", "QEMU_ARGV0", true, handle_arg_argv0,
3974 "argv0", "forces target process argv[0] to be 'argv0'"},
3975 {"r", "QEMU_UNAME", true, handle_arg_uname,
3976 "uname", "set qemu uname release string to 'uname'"},
3977 {"B", "QEMU_GUEST_BASE", true, handle_arg_guest_base,
3978 "address", "set guest_base address to 'address'"},
3979 {"R", "QEMU_RESERVED_VA", true, handle_arg_reserved_va,
3980 "size", "reserve 'size' bytes for guest virtual address space"},
3981 {"d", "QEMU_LOG", true, handle_arg_log,
3982 "item[,...]", "enable logging of specified items "
3983 "(use '-d help' for a list of items)"},
3984 {"D", "QEMU_LOG_FILENAME", true, handle_arg_log_filename,
3985 "logfile", "write logs to 'logfile' (default stderr)"},
3986 {"p", "QEMU_PAGESIZE", true, handle_arg_pagesize,
3987 "pagesize", "set the host page size to 'pagesize'"},
3988 {"singlestep", "QEMU_SINGLESTEP", false, handle_arg_singlestep,
3989 "", "run in singlestep mode"},
3990 {"strace", "QEMU_STRACE", false, handle_arg_strace,
3991 "", "log system calls"},
3992 {"seed", "QEMU_RAND_SEED", true, handle_arg_randseed,
3993 "", "Seed for pseudo-random number generator"},
3994 {"version", "QEMU_VERSION", false, handle_arg_version,
3995 "", "display version information and exit"},
3996 {NULL, NULL, false, NULL, NULL, NULL}
3997 };
3998
3999 static void usage(int exitcode)
4000 {
4001 const struct qemu_argument *arginfo;
4002 int maxarglen;
4003 int maxenvlen;
4004
4005 printf("usage: qemu-" TARGET_NAME " [options] program [arguments...]\n"
4006 "Linux CPU emulator (compiled for " TARGET_NAME " emulation)\n"
4007 "\n"
4008 "Options and associated environment variables:\n"
4009 "\n");
4010
4011 /* Calculate column widths. We must always have at least enough space
4012 * for the column header.
4013 */
4014 maxarglen = strlen("Argument");
4015 maxenvlen = strlen("Env-variable");
4016
4017 for (arginfo = arg_table; arginfo->handle_opt != NULL; arginfo++) {
4018 int arglen = strlen(arginfo->argv);
4019 if (arginfo->has_arg) {
4020 arglen += strlen(arginfo->example) + 1;
4021 }
4022 if (strlen(arginfo->env) > maxenvlen) {
4023 maxenvlen = strlen(arginfo->env);
4024 }
4025 if (arglen > maxarglen) {
4026 maxarglen = arglen;
4027 }
4028 }
4029
4030 printf("%-*s %-*s Description\n", maxarglen+1, "Argument",
4031 maxenvlen, "Env-variable");
4032
4033 for (arginfo = arg_table; arginfo->handle_opt != NULL; arginfo++) {
4034 if (arginfo->has_arg) {
4035 printf("-%s %-*s %-*s %s\n", arginfo->argv,
4036 (int)(maxarglen - strlen(arginfo->argv) - 1),
4037 arginfo->example, maxenvlen, arginfo->env, arginfo->help);
4038 } else {
4039 printf("-%-*s %-*s %s\n", maxarglen, arginfo->argv,
4040 maxenvlen, arginfo->env,
4041 arginfo->help);
4042 }
4043 }
4044
4045 printf("\n"
4046 "Defaults:\n"
4047 "QEMU_LD_PREFIX = %s\n"
4048 "QEMU_STACK_SIZE = %ld byte\n",
4049 interp_prefix,
4050 guest_stack_size);
4051
4052 printf("\n"
4053 "You can use -E and -U options or the QEMU_SET_ENV and\n"
4054 "QEMU_UNSET_ENV environment variables to set and unset\n"
4055 "environment variables for the target process.\n"
4056 "It is possible to provide several variables by separating them\n"
4057 "by commas in getsubopt(3) style. Additionally it is possible to\n"
4058 "provide the -E and -U options multiple times.\n"
4059 "The following lines are equivalent:\n"
4060 " -E var1=val2 -E var2=val2 -U LD_PRELOAD -U LD_DEBUG\n"
4061 " -E var1=val2,var2=val2 -U LD_PRELOAD,LD_DEBUG\n"
4062 " QEMU_SET_ENV=var1=val2,var2=val2 QEMU_UNSET_ENV=LD_PRELOAD,LD_DEBUG\n"
4063 "Note that if you provide several changes to a single variable\n"
4064 "the last change will stay in effect.\n");
4065
4066 exit(exitcode);
4067 }
4068
4069 static int parse_args(int argc, char **argv)
4070 {
4071 const char *r;
4072 int optind;
4073 const struct qemu_argument *arginfo;
4074
4075 for (arginfo = arg_table; arginfo->handle_opt != NULL; arginfo++) {
4076 if (arginfo->env == NULL) {
4077 continue;
4078 }
4079
4080 r = getenv(arginfo->env);
4081 if (r != NULL) {
4082 arginfo->handle_opt(r);
4083 }
4084 }
4085
4086 optind = 1;
4087 for (;;) {
4088 if (optind >= argc) {
4089 break;
4090 }
4091 r = argv[optind];
4092 if (r[0] != '-') {
4093 break;
4094 }
4095 optind++;
4096 r++;
4097 if (!strcmp(r, "-")) {
4098 break;
4099 }
4100 /* Treat --foo the same as -foo. */
4101 if (r[0] == '-') {
4102 r++;
4103 }
4104
4105 for (arginfo = arg_table; arginfo->handle_opt != NULL; arginfo++) {
4106 if (!strcmp(r, arginfo->argv)) {
4107 if (arginfo->has_arg) {
4108 if (optind >= argc) {
4109 (void) fprintf(stderr,
4110 "qemu: missing argument for option '%s'\n", r);
4111 exit(EXIT_FAILURE);
4112 }
4113 arginfo->handle_opt(argv[optind]);
4114 optind++;
4115 } else {
4116 arginfo->handle_opt(NULL);
4117 }
4118 break;
4119 }
4120 }
4121
4122 /* no option matched the current argv */
4123 if (arginfo->handle_opt == NULL) {
4124 (void) fprintf(stderr, "qemu: unknown option '%s'\n", r);
4125 exit(EXIT_FAILURE);
4126 }
4127 }
4128
4129 if (optind >= argc) {
4130 (void) fprintf(stderr, "qemu: no user program specified\n");
4131 exit(EXIT_FAILURE);
4132 }
4133
4134 filename = argv[optind];
4135 exec_path = argv[optind];
4136
4137 return optind;
4138 }
4139
4140 int main(int argc, char **argv, char **envp)
4141 {
4142 struct target_pt_regs regs1, *regs = &regs1;
4143 struct image_info info1, *info = &info1;
4144 struct linux_binprm bprm;
4145 TaskState *ts;
4146 CPUArchState *env;
4147 CPUState *cpu;
4148 int optind;
4149 char **target_environ, **wrk;
4150 char **target_argv;
4151 int target_argc;
4152 int i;
4153 int ret;
4154 int execfd;
4155
4156 module_call_init(MODULE_INIT_QOM);
4157
4158 if ((envlist = envlist_create()) == NULL) {
4159 (void) fprintf(stderr, "Unable to allocate envlist\n");
4160 exit(EXIT_FAILURE);
4161 }
4162
4163 /* add current environment into the list */
4164 for (wrk = environ; *wrk != NULL; wrk++) {
4165 (void) envlist_setenv(envlist, *wrk);
4166 }
4167
4168 /* Read the stack limit from the kernel. If it's "unlimited",
4169 then we can do little else besides use the default. */
4170 {
4171 struct rlimit lim;
4172 if (getrlimit(RLIMIT_STACK, &lim) == 0
4173 && lim.rlim_cur != RLIM_INFINITY
4174 && lim.rlim_cur == (target_long)lim.rlim_cur) {
4175 guest_stack_size = lim.rlim_cur;
4176 }
4177 }
4178
4179 cpu_model = NULL;
4180
4181 srand(time(NULL));
4182
4183 optind = parse_args(argc, argv);
4184
4185 /* Zero out regs */
4186 memset(regs, 0, sizeof(struct target_pt_regs));
4187
4188 /* Zero out image_info */
4189 memset(info, 0, sizeof(struct image_info));
4190
4191 memset(&bprm, 0, sizeof (bprm));
4192
4193 /* Scan interp_prefix dir for replacement files. */
4194 init_paths(interp_prefix);
4195
4196 init_qemu_uname_release();
4197
4198 if (cpu_model == NULL) {
4199 #if defined(TARGET_I386)
4200 #ifdef TARGET_X86_64
4201 cpu_model = "qemu64";
4202 #else
4203 cpu_model = "qemu32";
4204 #endif
4205 #elif defined(TARGET_ARM)
4206 cpu_model = "any";
4207 #elif defined(TARGET_UNICORE32)
4208 cpu_model = "any";
4209 #elif defined(TARGET_M68K)
4210 cpu_model = "any";
4211 #elif defined(TARGET_SPARC)
4212 #ifdef TARGET_SPARC64
4213 cpu_model = "TI UltraSparc II";
4214 #else
4215 cpu_model = "Fujitsu MB86904";
4216 #endif
4217 #elif defined(TARGET_MIPS)
4218 #if defined(TARGET_ABI_MIPSN32) || defined(TARGET_ABI_MIPSN64)
4219 cpu_model = "5KEf";
4220 #else
4221 cpu_model = "24Kf";
4222 #endif
4223 #elif defined TARGET_OPENRISC
4224 cpu_model = "or1200";
4225 #elif defined(TARGET_PPC)
4226 # ifdef TARGET_PPC64
4227 cpu_model = "POWER8";
4228 # else
4229 cpu_model = "750";
4230 # endif
4231 #elif defined TARGET_SH4
4232 cpu_model = TYPE_SH7785_CPU;
4233 #else
4234 cpu_model = "any";
4235 #endif
4236 }
4237 tcg_exec_init(0);
4238 /* NOTE: we need to init the CPU at this stage to get
4239 qemu_host_page_size */
4240 cpu = cpu_init(cpu_model);
4241 if (!cpu) {
4242 fprintf(stderr, "Unable to find CPU definition\n");
4243 exit(EXIT_FAILURE);
4244 }
4245 env = cpu->env_ptr;
4246 cpu_reset(cpu);
4247
4248 thread_cpu = cpu;
4249
4250 if (getenv("QEMU_STRACE")) {
4251 do_strace = 1;
4252 }
4253
4254 if (getenv("QEMU_RAND_SEED")) {
4255 handle_arg_randseed(getenv("QEMU_RAND_SEED"));
4256 }
4257
4258 target_environ = envlist_to_environ(envlist, NULL);
4259 envlist_free(envlist);
4260
4261 /*
4262 * Now that page sizes are configured in cpu_init() we can do
4263 * proper page alignment for guest_base.
4264 */
4265 guest_base = HOST_PAGE_ALIGN(guest_base);
4266
4267 if (reserved_va || have_guest_base) {
4268 guest_base = init_guest_space(guest_base, reserved_va, 0,
4269 have_guest_base);
4270 if (guest_base == (unsigned long)-1) {
4271 fprintf(stderr, "Unable to reserve 0x%lx bytes of virtual address "
4272 "space for use as guest address space (check your virtual "
4273 "memory ulimit setting or reserve less using -R option)\n",
4274 reserved_va);
4275 exit(EXIT_FAILURE);
4276 }
4277
4278 if (reserved_va) {
4279 mmap_next_start = reserved_va;
4280 }
4281 }
4282
4283 /*
4284 * Read in mmap_min_addr kernel parameter. This value is used
4285 * When loading the ELF image to determine whether guest_base
4286 * is needed. It is also used in mmap_find_vma.
4287 */
4288 {
4289 FILE *fp;
4290
4291 if ((fp = fopen("/proc/sys/vm/mmap_min_addr", "r")) != NULL) {
4292 unsigned long tmp;
4293 if (fscanf(fp, "%lu", &tmp) == 1) {
4294 mmap_min_addr = tmp;
4295 qemu_log_mask(CPU_LOG_PAGE, "host mmap_min_addr=0x%lx\n", mmap_min_addr);
4296 }
4297 fclose(fp);
4298 }
4299 }
4300
4301 /*
4302 * Prepare copy of argv vector for target.
4303 */
4304 target_argc = argc - optind;
4305 target_argv = calloc(target_argc + 1, sizeof (char *));
4306 if (target_argv == NULL) {
4307 (void) fprintf(stderr, "Unable to allocate memory for target_argv\n");
4308 exit(EXIT_FAILURE);
4309 }
4310
4311 /*
4312 * If argv0 is specified (using '-0' switch) we replace
4313 * argv[0] pointer with the given one.
4314 */
4315 i = 0;
4316 if (argv0 != NULL) {
4317 target_argv[i++] = strdup(argv0);
4318 }
4319 for (; i < target_argc; i++) {
4320 target_argv[i] = strdup(argv[optind + i]);
4321 }
4322 target_argv[target_argc] = NULL;
4323
4324 ts = g_new0(TaskState, 1);
4325 init_task_state(ts);
4326 /* build Task State */
4327 ts->info = info;
4328 ts->bprm = &bprm;
4329 cpu->opaque = ts;
4330 task_settid(ts);
4331
4332 execfd = qemu_getauxval(AT_EXECFD);
4333 if (execfd == 0) {
4334 execfd = open(filename, O_RDONLY);
4335 if (execfd < 0) {
4336 printf("Error while loading %s: %s\n", filename, strerror(errno));
4337 _exit(EXIT_FAILURE);
4338 }
4339 }
4340
4341 ret = loader_exec(execfd, filename, target_argv, target_environ, regs,
4342 info, &bprm);
4343 if (ret != 0) {
4344 printf("Error while loading %s: %s\n", filename, strerror(-ret));
4345 _exit(EXIT_FAILURE);
4346 }
4347
4348 for (wrk = target_environ; *wrk; wrk++) {
4349 free(*wrk);
4350 }
4351
4352 free(target_environ);
4353
4354 if (qemu_loglevel_mask(CPU_LOG_PAGE)) {
4355 qemu_log("guest_base 0x%lx\n", guest_base);
4356 log_page_dump();
4357
4358 qemu_log("start_brk 0x" TARGET_ABI_FMT_lx "\n", info->start_brk);
4359 qemu_log("end_code 0x" TARGET_ABI_FMT_lx "\n", info->end_code);
4360 qemu_log("start_code 0x" TARGET_ABI_FMT_lx "\n",
4361 info->start_code);
4362 qemu_log("start_data 0x" TARGET_ABI_FMT_lx "\n",
4363 info->start_data);
4364 qemu_log("end_data 0x" TARGET_ABI_FMT_lx "\n", info->end_data);
4365 qemu_log("start_stack 0x" TARGET_ABI_FMT_lx "\n",
4366 info->start_stack);
4367 qemu_log("brk 0x" TARGET_ABI_FMT_lx "\n", info->brk);
4368 qemu_log("entry 0x" TARGET_ABI_FMT_lx "\n", info->entry);
4369 }
4370
4371 target_set_brk(info->brk);
4372 syscall_init();
4373 signal_init();
4374
4375 /* Now that we've loaded the binary, GUEST_BASE is fixed. Delay
4376 generating the prologue until now so that the prologue can take
4377 the real value of GUEST_BASE into account. */
4378 tcg_prologue_init(&tcg_ctx);
4379
4380 #if defined(TARGET_I386)
4381 env->cr[0] = CR0_PG_MASK | CR0_WP_MASK | CR0_PE_MASK;
4382 env->hflags |= HF_PE_MASK | HF_CPL_MASK;
4383 if (env->features[FEAT_1_EDX] & CPUID_SSE) {
4384 env->cr[4] |= CR4_OSFXSR_MASK;
4385 env->hflags |= HF_OSFXSR_MASK;
4386 }
4387 #ifndef TARGET_ABI32
4388 /* enable 64 bit mode if possible */
4389 if (!(env->features[FEAT_8000_0001_EDX] & CPUID_EXT2_LM)) {
4390 fprintf(stderr, "The selected x86 CPU does not support 64 bit mode\n");
4391 exit(EXIT_FAILURE);
4392 }
4393 env->cr[4] |= CR4_PAE_MASK;
4394 env->efer |= MSR_EFER_LMA | MSR_EFER_LME;
4395 env->hflags |= HF_LMA_MASK;
4396 #endif
4397
4398 /* flags setup : we activate the IRQs by default as in user mode */
4399 env->eflags |= IF_MASK;
4400
4401 /* linux register setup */
4402 #ifndef TARGET_ABI32
4403 env->regs[R_EAX] = regs->rax;
4404 env->regs[R_EBX] = regs->rbx;
4405 env->regs[R_ECX] = regs->rcx;
4406 env->regs[R_EDX] = regs->rdx;
4407 env->regs[R_ESI] = regs->rsi;
4408 env->regs[R_EDI] = regs->rdi;
4409 env->regs[R_EBP] = regs->rbp;
4410 env->regs[R_ESP] = regs->rsp;
4411 env->eip = regs->rip;
4412 #else
4413 env->regs[R_EAX] = regs->eax;
4414 env->regs[R_EBX] = regs->ebx;
4415 env->regs[R_ECX] = regs->ecx;
4416 env->regs[R_EDX] = regs->edx;
4417 env->regs[R_ESI] = regs->esi;
4418 env->regs[R_EDI] = regs->edi;
4419 env->regs[R_EBP] = regs->ebp;
4420 env->regs[R_ESP] = regs->esp;
4421 env->eip = regs->eip;
4422 #endif
4423
4424 /* linux interrupt setup */
4425 #ifndef TARGET_ABI32
4426 env->idt.limit = 511;
4427 #else
4428 env->idt.limit = 255;
4429 #endif
4430 env->idt.base = target_mmap(0, sizeof(uint64_t) * (env->idt.limit + 1),
4431 PROT_READ|PROT_WRITE,
4432 MAP_ANONYMOUS|MAP_PRIVATE, -1, 0);
4433 idt_table = g2h(env->idt.base);
4434 set_idt(0, 0);
4435 set_idt(1, 0);
4436 set_idt(2, 0);
4437 set_idt(3, 3);
4438 set_idt(4, 3);
4439 set_idt(5, 0);
4440 set_idt(6, 0);
4441 set_idt(7, 0);
4442 set_idt(8, 0);
4443 set_idt(9, 0);
4444 set_idt(10, 0);
4445 set_idt(11, 0);
4446 set_idt(12, 0);
4447 set_idt(13, 0);
4448 set_idt(14, 0);
4449 set_idt(15, 0);
4450 set_idt(16, 0);
4451 set_idt(17, 0);
4452 set_idt(18, 0);
4453 set_idt(19, 0);
4454 set_idt(0x80, 3);
4455
4456 /* linux segment setup */
4457 {
4458 uint64_t *gdt_table;
4459 env->gdt.base = target_mmap(0, sizeof(uint64_t) * TARGET_GDT_ENTRIES,
4460 PROT_READ|PROT_WRITE,
4461 MAP_ANONYMOUS|MAP_PRIVATE, -1, 0);
4462 env->gdt.limit = sizeof(uint64_t) * TARGET_GDT_ENTRIES - 1;
4463 gdt_table = g2h(env->gdt.base);
4464 #ifdef TARGET_ABI32
4465 write_dt(&gdt_table[__USER_CS >> 3], 0, 0xfffff,
4466 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK | DESC_S_MASK |
4467 (3 << DESC_DPL_SHIFT) | (0xa << DESC_TYPE_SHIFT));
4468 #else
4469 /* 64 bit code segment */
4470 write_dt(&gdt_table[__USER_CS >> 3], 0, 0xfffff,
4471 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK | DESC_S_MASK |
4472 DESC_L_MASK |
4473 (3 << DESC_DPL_SHIFT) | (0xa << DESC_TYPE_SHIFT));
4474 #endif
4475 write_dt(&gdt_table[__USER_DS >> 3], 0, 0xfffff,
4476 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK | DESC_S_MASK |
4477 (3 << DESC_DPL_SHIFT) | (0x2 << DESC_TYPE_SHIFT));
4478 }
4479 cpu_x86_load_seg(env, R_CS, __USER_CS);
4480 cpu_x86_load_seg(env, R_SS, __USER_DS);
4481 #ifdef TARGET_ABI32
4482 cpu_x86_load_seg(env, R_DS, __USER_DS);
4483 cpu_x86_load_seg(env, R_ES, __USER_DS);
4484 cpu_x86_load_seg(env, R_FS, __USER_DS);
4485 cpu_x86_load_seg(env, R_GS, __USER_DS);
4486 /* This hack makes Wine work... */
4487 env->segs[R_FS].selector = 0;
4488 #else
4489 cpu_x86_load_seg(env, R_DS, 0);
4490 cpu_x86_load_seg(env, R_ES, 0);
4491 cpu_x86_load_seg(env, R_FS, 0);
4492 cpu_x86_load_seg(env, R_GS, 0);
4493 #endif
4494 #elif defined(TARGET_AARCH64)
4495 {
4496 int i;
4497
4498 if (!(arm_feature(env, ARM_FEATURE_AARCH64))) {
4499 fprintf(stderr,
4500 "The selected ARM CPU does not support 64 bit mode\n");
4501 exit(EXIT_FAILURE);
4502 }
4503
4504 for (i = 0; i < 31; i++) {
4505 env->xregs[i] = regs->regs[i];
4506 }
4507 env->pc = regs->pc;
4508 env->xregs[31] = regs->sp;
4509 }
4510 #elif defined(TARGET_ARM)
4511 {
4512 int i;
4513 cpsr_write(env, regs->uregs[16], CPSR_USER | CPSR_EXEC,
4514 CPSRWriteByInstr);
4515 for(i = 0; i < 16; i++) {
4516 env->regs[i] = regs->uregs[i];
4517 }
4518 #ifdef TARGET_WORDS_BIGENDIAN
4519 /* Enable BE8. */
4520 if (EF_ARM_EABI_VERSION(info->elf_flags) >= EF_ARM_EABI_VER4
4521 && (info->elf_flags & EF_ARM_BE8)) {
4522 env->uncached_cpsr |= CPSR_E;
4523 env->cp15.sctlr_el[1] |= SCTLR_E0E;
4524 } else {
4525 env->cp15.sctlr_el[1] |= SCTLR_B;
4526 }
4527 #endif
4528 }
4529 #elif defined(TARGET_UNICORE32)
4530 {
4531 int i;
4532 cpu_asr_write(env, regs->uregs[32], 0xffffffff);
4533 for (i = 0; i < 32; i++) {
4534 env->regs[i] = regs->uregs[i];
4535 }
4536 }
4537 #elif defined(TARGET_SPARC)
4538 {
4539 int i;
4540 env->pc = regs->pc;
4541 env->npc = regs->npc;
4542 env->y = regs->y;
4543 for(i = 0; i < 8; i++)
4544 env->gregs[i] = regs->u_regs[i];
4545 for(i = 0; i < 8; i++)
4546 env->regwptr[i] = regs->u_regs[i + 8];
4547 }
4548 #elif defined(TARGET_PPC)
4549 {
4550 int i;
4551
4552 #if defined(TARGET_PPC64)
4553 #if defined(TARGET_ABI32)
4554 env->msr &= ~((target_ulong)1 << MSR_SF);
4555 #else
4556 env->msr |= (target_ulong)1 << MSR_SF;
4557 #endif
4558 #endif
4559 env->nip = regs->nip;
4560 for(i = 0; i < 32; i++) {
4561 env->gpr[i] = regs->gpr[i];
4562 }
4563 }
4564 #elif defined(TARGET_M68K)
4565 {
4566 env->pc = regs->pc;
4567 env->dregs[0] = regs->d0;
4568 env->dregs[1] = regs->d1;
4569 env->dregs[2] = regs->d2;
4570 env->dregs[3] = regs->d3;
4571 env->dregs[4] = regs->d4;
4572 env->dregs[5] = regs->d5;
4573 env->dregs[6] = regs->d6;
4574 env->dregs[7] = regs->d7;
4575 env->aregs[0] = regs->a0;
4576 env->aregs[1] = regs->a1;
4577 env->aregs[2] = regs->a2;
4578 env->aregs[3] = regs->a3;
4579 env->aregs[4] = regs->a4;
4580 env->aregs[5] = regs->a5;
4581 env->aregs[6] = regs->a6;
4582 env->aregs[7] = regs->usp;
4583 env->sr = regs->sr;
4584 ts->sim_syscalls = 1;
4585 }
4586 #elif defined(TARGET_MICROBLAZE)
4587 {
4588 env->regs[0] = regs->r0;
4589 env->regs[1] = regs->r1;
4590 env->regs[2] = regs->r2;
4591 env->regs[3] = regs->r3;
4592 env->regs[4] = regs->r4;
4593 env->regs[5] = regs->r5;
4594 env->regs[6] = regs->r6;
4595 env->regs[7] = regs->r7;
4596 env->regs[8] = regs->r8;
4597 env->regs[9] = regs->r9;
4598 env->regs[10] = regs->r10;
4599 env->regs[11] = regs->r11;
4600 env->regs[12] = regs->r12;
4601 env->regs[13] = regs->r13;
4602 env->regs[14] = regs->r14;
4603 env->regs[15] = regs->r15;
4604 env->regs[16] = regs->r16;
4605 env->regs[17] = regs->r17;
4606 env->regs[18] = regs->r18;
4607 env->regs[19] = regs->r19;
4608 env->regs[20] = regs->r20;
4609 env->regs[21] = regs->r21;
4610 env->regs[22] = regs->r22;
4611 env->regs[23] = regs->r23;
4612 env->regs[24] = regs->r24;
4613 env->regs[25] = regs->r25;
4614 env->regs[26] = regs->r26;
4615 env->regs[27] = regs->r27;
4616 env->regs[28] = regs->r28;
4617 env->regs[29] = regs->r29;
4618 env->regs[30] = regs->r30;
4619 env->regs[31] = regs->r31;
4620 env->sregs[SR_PC] = regs->pc;
4621 }
4622 #elif defined(TARGET_MIPS)
4623 {
4624 int i;
4625
4626 for(i = 0; i < 32; i++) {
4627 env->active_tc.gpr[i] = regs->regs[i];
4628 }
4629 env->active_tc.PC = regs->cp0_epc & ~(target_ulong)1;
4630 if (regs->cp0_epc & 1) {
4631 env->hflags |= MIPS_HFLAG_M16;
4632 }
4633 }
4634 #elif defined(TARGET_OPENRISC)
4635 {
4636 int i;
4637
4638 for (i = 0; i < 32; i++) {
4639 env->gpr[i] = regs->gpr[i];
4640 }
4641
4642 env->sr = regs->sr;
4643 env->pc = regs->pc;
4644 }
4645 #elif defined(TARGET_SH4)
4646 {
4647 int i;
4648
4649 for(i = 0; i < 16; i++) {
4650 env->gregs[i] = regs->regs[i];
4651 }
4652 env->pc = regs->pc;
4653 }
4654 #elif defined(TARGET_ALPHA)
4655 {
4656 int i;
4657
4658 for(i = 0; i < 28; i++) {
4659 env->ir[i] = ((abi_ulong *)regs)[i];
4660 }
4661 env->ir[IR_SP] = regs->usp;
4662 env->pc = regs->pc;
4663 }
4664 #elif defined(TARGET_CRIS)
4665 {
4666 env->regs[0] = regs->r0;
4667 env->regs[1] = regs->r1;
4668 env->regs[2] = regs->r2;
4669 env->regs[3] = regs->r3;
4670 env->regs[4] = regs->r4;
4671 env->regs[5] = regs->r5;
4672 env->regs[6] = regs->r6;
4673 env->regs[7] = regs->r7;
4674 env->regs[8] = regs->r8;
4675 env->regs[9] = regs->r9;
4676 env->regs[10] = regs->r10;
4677 env->regs[11] = regs->r11;
4678 env->regs[12] = regs->r12;
4679 env->regs[13] = regs->r13;
4680 env->regs[14] = info->start_stack;
4681 env->regs[15] = regs->acr;
4682 env->pc = regs->erp;
4683 }
4684 #elif defined(TARGET_S390X)
4685 {
4686 int i;
4687 for (i = 0; i < 16; i++) {
4688 env->regs[i] = regs->gprs[i];
4689 }
4690 env->psw.mask = regs->psw.mask;
4691 env->psw.addr = regs->psw.addr;
4692 }
4693 #elif defined(TARGET_TILEGX)
4694 {
4695 int i;
4696 for (i = 0; i < TILEGX_R_COUNT; i++) {
4697 env->regs[i] = regs->regs[i];
4698 }
4699 for (i = 0; i < TILEGX_SPR_COUNT; i++) {
4700 env->spregs[i] = 0;
4701 }
4702 env->pc = regs->pc;
4703 }
4704 #else
4705 #error unsupported target CPU
4706 #endif
4707
4708 #if defined(TARGET_ARM) || defined(TARGET_M68K) || defined(TARGET_UNICORE32)
4709 ts->stack_base = info->start_stack;
4710 ts->heap_base = info->brk;
4711 /* This will be filled in on the first SYS_HEAPINFO call. */
4712 ts->heap_limit = 0;
4713 #endif
4714
4715 if (gdbstub_port) {
4716 if (gdbserver_start(gdbstub_port) < 0) {
4717 fprintf(stderr, "qemu: could not open gdbserver on port %d\n",
4718 gdbstub_port);
4719 exit(EXIT_FAILURE);
4720 }
4721 gdb_handlesig(cpu, 0);
4722 }
4723 cpu_loop(env);
4724 /* never exits */
4725 return 0;
4726 }
QEmu