| blob | 45c4e9fba0c1a9234dd88c39257bd089c37309e2 |
1 # See docs/devel/tracing.txt for syntax documentation.
3 # hw/net/lance.c
4 lance_mem_readw(uint64_t addr, uint32_t ret) "addr=0x%"PRIx64"val=0x%04x"
5 lance_mem_writew(uint64_t addr, uint32_t val) "addr=0x%"PRIx64"val=0x%04x"
7 # hw/net/milkymist-minimac2.c
8 milkymist_minimac2_memory_read(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x"
9 milkymist_minimac2_memory_write(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x"
10 milkymist_minimac2_mdio_write(uint8_t phy_addr, uint8_t addr, uint16_t value) "phy_addr 0x%02x addr 0x%02x value 0x%04x"
11 milkymist_minimac2_mdio_read(uint8_t phy_addr, uint8_t addr, uint16_t value) "phy_addr 0x%02x addr 0x%02x value 0x%04x"
12 milkymist_minimac2_tx_frame(uint32_t length) "length %u"
13 milkymist_minimac2_rx_frame(const void *buf, uint32_t length) "buf %p length %u"
14 milkymist_minimac2_rx_transfer(const void *buf, uint32_t length) "buf %p length %d"
15 milkymist_minimac2_raise_irq_rx(void) "Raise IRQ RX"
16 milkymist_minimac2_lower_irq_rx(void) "Lower IRQ RX"
17 milkymist_minimac2_pulse_irq_tx(void) "Pulse IRQ TX"
19 # hw/net/mipsnet.c
20 mipsnet_send(uint32_t size) "sending len=%u"
21 mipsnet_receive(uint32_t size) "receiving len=%u"
22 mipsnet_read(uint64_t addr, uint32_t val) "read addr=0x%" PRIx64 " val=0x%x"
23 mipsnet_write(uint64_t addr, uint64_t val) "write addr=0x%" PRIx64 " val=0x%" PRIx64
24 mipsnet_irq(uint32_t isr, uint32_t intctl) "set irq to %d (0x%02x)"
26 # hw/net/opencores_eth.c
27 open_eth_mii_write(unsigned idx, uint16_t v) "MII[0x%02x] <- 0x%04x"
28 open_eth_mii_read(unsigned idx, uint16_t v) "MII[0x%02x] -> 0x%04x"
29 open_eth_update_irq(uint32_t v) "IRQ <- 0x%x"
30 open_eth_receive(unsigned len) "RX: len: %u"
31 open_eth_receive_mcast(unsigned idx, uint32_t h0, uint32_t h1) "MCAST: idx = %u, hash: %08x:%08x"
32 open_eth_receive_reject(void) "RX: rejected"
33 open_eth_receive_desc(uint32_t addr, uint32_t len_flags) "RX: 0x%08x, len_flags: 0x%08x"
34 open_eth_start_xmit(uint32_t addr, unsigned len, unsigned tx_len) "TX: 0x%08x, len: %u, tx_len: %u"
35 open_eth_reg_read(uint32_t addr, uint32_t v) "MAC[0x%02x] -> 0x%08x"
36 open_eth_reg_write(uint32_t addr, uint32_t v) "MAC[0x%02x] <- 0x%08x"
37 open_eth_desc_read(uint32_t addr, uint32_t v) "DESC[0x%04x] -> 0x%08x"
38 open_eth_desc_write(uint32_t addr, uint32_t v) "DESC[0x%04x] <- 0x%08x"
40 # hw/net/pcnet.c
41 pcnet_s_reset(void *s) "s=%p"
42 pcnet_user_int(void *s) "s=%p"
43 pcnet_isr_change(void *s, uint32_t isr, uint32_t isr_old) "s=%p INTA=%d<=%d"
44 pcnet_init(void *s, uint64_t init_addr) "s=%p init_addr=0x%"PRIx64
45 pcnet_rlen_tlen(void *s, uint32_t rlen, uint32_t tlen) "s=%p rlen=%d tlen=%d"
46 pcnet_ss32_rdra_tdra(void *s, uint32_t ss32, uint32_t rdra, uint32_t rcvrl, uint32_t tdra, uint32_t xmtrl) "s=%p ss32=%d rdra=0x%08x[%d] tdra=0x%08x[%d]"
48 # hw/net/pcnet-pci.c
49 pcnet_aprom_writeb(void *opaque, uint32_t addr, uint32_t val) "opaque=%p addr=0x%08x val=0x%02x"
50 pcnet_aprom_readb(void *opaque, uint32_t addr, uint32_t val) "opaque=%p addr=0x%08x val=0x%02x"
51 pcnet_ioport_read(void *opaque, uint64_t addr, unsigned size) "opaque=%p addr=0x%"PRIx64" size=%d"
52 pcnet_ioport_write(void *opaque, uint64_t addr, uint64_t data, unsigned size) "opaque=%p addr=0x%"PRIx64" data=0x%"PRIx64" size=%d"
53 pcnet_mmio_writeb(void *opaque, uint64_t addr, uint32_t val) "opaque=%p addr=0x%"PRIx64" val=0x%x"
54 pcnet_mmio_writew(void *opaque, uint64_t addr, uint32_t val) "opaque=%p addr=0x%"PRIx64" val=0x%x"
55 pcnet_mmio_writel(void *opaque, uint64_t addr, uint32_t val) "opaque=%p addr=0x%"PRIx64" val=0x%x"
56 pcnet_mmio_readb(void *opaque, uint64_t addr, uint32_t val) "opaque=%p addr=0x%"PRIx64" val=0x%x"
57 pcnet_mmio_readw(void *opaque, uint64_t addr, uint32_t val) "opaque=%p addr=0x%"PRIx64" val=0x%x"
58 pcnet_mmio_readl(void *opaque, uint64_t addr, uint32_t val) "opaque=%p addr=0x%"PRIx64" val=0x%x"
60 # hw/net/net_rx_pkt.c
61 net_rx_pkt_parsed(bool ip4, bool ip6, bool udp, bool tcp, size_t l3o, size_t l4o, size_t l5o) "RX packet parsed: ip4: %d, ip6: %d, udp: %d, tcp: %d, l3 offset: %zu, l4 offset: %zu, l5 offset: %zu"
62 net_rx_pkt_l4_csum_validate_entry(void) "Starting L4 checksum validation"
63 net_rx_pkt_l4_csum_validate_not_xxp(void) "Not a TCP/UDP packet"
64 net_rx_pkt_l4_csum_validate_udp_with_no_checksum(void) "UDP packet without checksum"
65 net_rx_pkt_l4_csum_validate_ip4_fragment(void) "IP4 fragment"
66 net_rx_pkt_l4_csum_validate_csum(bool csum_valid) "Checksum valid: %d"
68 net_rx_pkt_l4_csum_calc_entry(void) "Starting L4 checksum calculation"
69 net_rx_pkt_l4_csum_calc_ip4_udp(void) "IP4/UDP packet"
70 net_rx_pkt_l4_csum_calc_ip4_tcp(void) "IP4/TCP packet"
71 net_rx_pkt_l4_csum_calc_ip6_udp(void) "IP6/UDP packet"
72 net_rx_pkt_l4_csum_calc_ip6_tcp(void) "IP6/TCP packet"
73 net_rx_pkt_l4_csum_calc_ph_csum(uint32_t cntr, uint16_t csl) "Pseudo-header: checksum counter %u, length %u"
74 net_rx_pkt_l4_csum_calc_csum(size_t l4hdr_off, uint16_t csl, uint32_t cntr, uint16_t csum) "L4 Checksum: L4 header offset: %zu, length: %u, counter: 0x%X, final checksum: 0x%X"
76 net_rx_pkt_l4_csum_fix_entry(void) "Starting L4 checksum correction"
77 net_rx_pkt_l4_csum_fix_tcp(uint32_t l4_cso) "TCP packet, L4 cso: %u"
78 net_rx_pkt_l4_csum_fix_udp(uint32_t l4_cso) "UDP packet, L4 cso: %u"
79 net_rx_pkt_l4_csum_fix_not_xxp(void) "Not an IP4 packet"
80 net_rx_pkt_l4_csum_fix_ip4_fragment(void) "IP4 fragment"
81 net_rx_pkt_l4_csum_fix_udp_with_no_checksum(void) "UDP packet without checksum"
82 net_rx_pkt_l4_csum_fix_csum(uint32_t cso, uint16_t csum) "L4 Checksum: Offset: %u, value 0x%X"
84 net_rx_pkt_l3_csum_validate_entry(void) "Starting L3 checksum validation"
85 net_rx_pkt_l3_csum_validate_not_ip4(void) "Not an IP4 packet"
86 net_rx_pkt_l3_csum_validate_csum(size_t l3hdr_off, uint32_t csl, uint32_t cntr, uint16_t csum, bool csum_valid) "L3 Checksum: L3 header offset: %zu, length: %u, counter: 0x%X, final checksum: 0x%X, valid: %d"
88 net_rx_pkt_rss_ip4(void) "Calculating IPv4 RSS hash"
89 net_rx_pkt_rss_ip4_tcp(void) "Calculating IPv4/TCP RSS hash"
90 net_rx_pkt_rss_ip6_tcp(void) "Calculating IPv6/TCP RSS hash"
91 net_rx_pkt_rss_ip6(void) "Calculating IPv6 RSS hash"
92 net_rx_pkt_rss_ip6_ex(void) "Calculating IPv6/EX RSS hash"
93 net_rx_pkt_rss_hash(size_t rss_length, uint32_t rss_hash) "RSS hash for %zu bytes: 0x%X"
94 net_rx_pkt_rss_add_chunk(void* ptr, size_t size, size_t input_offset) "Add RSS chunk %p, %zu bytes, RSS input offset %zu bytes"
96 # hw/net/e1000x_common.c
97 e1000x_rx_can_recv_disabled(bool link_up, bool rx_enabled, bool pci_master) "link_up: %d, rx_enabled %d, pci_master %d"
98 e1000x_vlan_is_vlan_pkt(bool is_vlan_pkt, uint16_t eth_proto, uint16_t vet) "Is VLAN packet: %d, ETH proto: 0x%X, VET: 0x%X"
99 e1000x_rx_flt_ucast_match(uint32_t idx, uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5) "unicast match[%d]: %02x:%02x:%02x:%02x:%02x:%02x"
100 e1000x_rx_flt_ucast_mismatch(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5) "unicast mismatch: %02x:%02x:%02x:%02x:%02x:%02x"
101 e1000x_rx_flt_inexact_mismatch(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5, uint32_t mo, uint32_t mta, uint32_t mta_val) "inexact mismatch: %02x:%02x:%02x:%02x:%02x:%02x MO %d MTA[%d] 0x%x"
102 e1000x_rx_link_down(uint32_t status_reg) "Received packet dropped because the link is down STATUS = %u"
103 e1000x_rx_disabled(uint32_t rctl_reg) "Received packet dropped because receive is disabled RCTL = %u"
104 e1000x_rx_oversized(size_t size) "Received packet dropped because it was oversized (%zu bytes)"
105 e1000x_mac_indicate(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5) "Indicating MAC to guest: %02x:%02x:%02x:%02x:%02x:%02x"
106 e1000x_link_negotiation_start(void) "Start link auto negotiation"
107 e1000x_link_negotiation_done(void) "Auto negotiation is completed"
109 # hw/net/e1000e_core.c
110 e1000e_core_write(uint64_t index, uint32_t size, uint64_t val) "Write to register 0x%"PRIx64", %d byte(s), value: 0x%"PRIx64
111 e1000e_core_read(uint64_t index, uint32_t size, uint64_t val) "Read from register 0x%"PRIx64", %d byte(s), value: 0x%"PRIx64
112 e1000e_core_mdic_read(uint8_t page, uint32_t addr, uint32_t data) "MDIC READ: PHY[%u][%u] = 0x%x"
113 e1000e_core_mdic_read_unhandled(uint8_t page, uint32_t addr) "MDIC READ: PHY[%u][%u] UNHANDLED"
114 e1000e_core_mdic_write(uint8_t page, uint32_t addr, uint32_t data) "MDIC WRITE: PHY[%u][%u] = 0x%x"
115 e1000e_core_mdic_write_unhandled(uint8_t page, uint32_t addr) "MDIC WRITE: PHY[%u][%u] UNHANDLED"
116 e1000e_core_ctrl_write(uint64_t index, uint32_t val) "Write CTRL register 0x%"PRIx64", value: 0x%X"
117 e1000e_core_ctrl_sw_reset(void) "Doing SW reset"
118 e1000e_core_ctrl_phy_reset(void) "Doing PHY reset"
120 e1000e_link_autoneg_flowctl(bool enabled) "Auto-negotiated flow control state is %d"
121 e1000e_link_set_params(bool autodetect, uint32_t speed, bool force_spd, bool force_dplx, bool rx_fctl, bool tx_fctl) "Set link params: Autodetect: %d, Speed: %d, Force speed: %d, Force duplex: %d, RX flow control %d, TX flow control %d"
122 e1000e_link_read_params(bool autodetect, uint32_t speed, bool force_spd, bool force_dplx, bool rx_fctl, bool tx_fctl) "Get link params: Autodetect: %d, Speed: %d, Force speed: %d, Force duplex: %d, RX flow control %d, TX flow control %d"
123 e1000e_link_set_ext_params(bool asd_check, bool speed_select_bypass) "Set extended link params: ASD check: %d, Speed select bypass: %d"
124 e1000e_link_status(bool link_up, bool full_dplx, uint32_t speed, uint32_t asdv) "Link up: %d, Duplex: %d, Speed: %d, ASDV: %d"
125 e1000e_link_status_changed(bool status) "New link status: %d"
127 e1000e_wrn_regs_write_ro(uint64_t index, uint32_t size, uint64_t val) "WARNING: Write to RO register 0x%"PRIx64", %d byte(s), value: 0x%"PRIx64
128 e1000e_wrn_regs_write_unknown(uint64_t index, uint32_t size, uint64_t val) "WARNING: Write to unknown register 0x%"PRIx64", %d byte(s), value: 0x%"PRIx64
129 e1000e_wrn_regs_read_unknown(uint64_t index, uint32_t size) "WARNING: Read from unknown register 0x%"PRIx64", %d byte(s)"
130 e1000e_wrn_regs_read_trivial(uint32_t index) "WARNING: Reading register at offset: 0x%05x. It is not fully implemented."
131 e1000e_wrn_regs_write_trivial(uint32_t index) "WARNING: Writing to register at offset: 0x%05x. It is not fully implemented."
132 e1000e_wrn_no_ts_support(void) "WARNING: Guest requested TX timestamping which is not supported"
133 e1000e_wrn_no_snap_support(void) "WARNING: Guest requested TX SNAP header update which is not supported"
134 e1000e_wrn_iscsi_filtering_not_supported(void) "WARNING: Guest requested iSCSI filtering which is not supported"
135 e1000e_wrn_nfsw_filtering_not_supported(void) "WARNING: Guest requested NFS write filtering which is not supported"
136 e1000e_wrn_nfsr_filtering_not_supported(void) "WARNING: Guest requested NFS read filtering which is not supported"
138 e1000e_tx_disabled(void) "TX Disabled"
139 e1000e_tx_descr(void *addr, uint32_t lower, uint32_t upper) "%p : %x %x"
141 e1000e_ring_free_space(int ridx, uint32_t rdlen, uint32_t rdh, uint32_t rdt) "ring #%d: LEN: %u, DH: %u, DT: %u"
143 e1000e_rx_can_recv_rings_full(void) "Cannot receive: all rings are full"
144 e1000e_rx_can_recv(void) "Can receive"
145 e1000e_rx_has_buffers(int ridx, uint32_t free_desc, size_t total_size, uint32_t desc_buf_size) "ring #%d: free descr: %u, packet size %zu, descr buffer size %u"
146 e1000e_rx_null_descriptor(void) "Null RX descriptor!!"
147 e1000e_rx_flt_vlan_mismatch(uint16_t vid) "VID mismatch: 0x%X"
148 e1000e_rx_flt_vlan_match(uint16_t vid) "VID match: 0x%X"
149 e1000e_rx_desc_ps_read(uint64_t a0, uint64_t a1, uint64_t a2, uint64_t a3) "buffers: [0x%"PRIx64", 0x%"PRIx64", 0x%"PRIx64", 0x%"PRIx64"]"
150 e1000e_rx_desc_ps_write(uint16_t a0, uint16_t a1, uint16_t a2, uint16_t a3) "bytes written: [%u, %u, %u, %u]"
151 e1000e_rx_desc_buff_sizes(uint32_t b0, uint32_t b1, uint32_t b2, uint32_t b3) "buffer sizes: [%u, %u, %u, %u]"
152 e1000e_rx_desc_len(uint8_t rx_desc_len) "RX descriptor length: %u"
153 e1000e_rx_desc_buff_write(uint8_t idx, uint64_t addr, uint16_t offset, const void* source, uint32_t len) "buffer #%u, addr: 0x%"PRIx64", offset: %u, from: %p, length: %u"
154 e1000e_rx_descr(int ridx, uint64_t base, uint8_t len) "Next RX descriptor: ring #%d, PA: 0x%"PRIx64", length: %u"
155 e1000e_rx_set_rctl(uint32_t rctl) "RCTL = 0x%x"
156 e1000e_rx_receive_iov(int iovcnt) "Received vector of %d fragments"
157 e1000e_rx_flt_dropped(void) "Received packet dropped by RX filter"
158 e1000e_rx_written_to_guest(uint32_t causes) "Received packet written to guest (ICR causes %u)"
159 e1000e_rx_not_written_to_guest(uint32_t causes) "Received packet NOT written to guest (ICR causes %u)"
160 e1000e_rx_interrupt_set(uint32_t causes) "Receive interrupt set (ICR causes %u)"
161 e1000e_rx_interrupt_delayed(uint32_t causes) "Receive interrupt delayed (ICR causes %u)"
162 e1000e_rx_set_cso(int cso_state) "RX CSO state set to %d"
163 e1000e_rx_set_rdt(int queue_idx, uint32_t val) "Setting RDT[%d] = %u"
164 e1000e_rx_set_rfctl(uint32_t val) "Setting RFCTL = 0x%X"
165 e1000e_rx_start_recv(void)
167 e1000e_rx_rss_started(void) "Starting RSS processing"
168 e1000e_rx_rss_disabled(void) "RSS is disabled"
169 e1000e_rx_rss_type(uint32_t type) "RSS type is %u"
170 e1000e_rx_rss_ip4(bool isfragment, bool istcp, uint32_t mrqc, bool tcpipv4_enabled, bool ipv4_enabled) "RSS IPv4: fragment %d, tcp %d, mrqc 0x%X, tcpipv4 enabled %d, ipv4 enabled %d"
171 e1000e_rx_rss_ip6_rfctl(uint32_t rfctl) "RSS IPv6: rfctl 0x%X"
172 e1000e_rx_rss_ip6(bool ex_dis, bool new_ex_dis, bool istcp, bool has_ext_headers, bool ex_dst_valid, bool ex_src_valid, uint32_t mrqc, bool tcpipv6_enabled, bool ipv6ex_enabled, bool ipv6_enabled) "RSS IPv6: ex_dis: %d, new_ex_dis: %d, tcp %d, has_ext_headers %d, ex_dst_valid %d, ex_src_valid %d, mrqc 0x%X, tcpipv6 enabled %d, ipv6ex enabled %d, ipv6 enabled %d"
173 e1000e_rx_rss_dispatched_to_queue(int queue_idx) "Packet being dispatched to queue %d"
175 e1000e_rx_metadata_protocols(bool isip4, bool isip6, bool isudp, bool istcp) "protocols: ip4: %d, ip6: %d, udp: %d, tcp: %d"
176 e1000e_rx_metadata_vlan(uint16_t vlan_tag) "VLAN tag is 0x%X"
177 e1000e_rx_metadata_rss(uint32_t rss, uint32_t mrq) "RSS data: rss: 0x%X, mrq: 0x%X"
178 e1000e_rx_metadata_ip_id(uint16_t ip_id) "the IPv4 ID is 0x%X"
179 e1000e_rx_metadata_ack(void) "the packet is TCP ACK"
180 e1000e_rx_metadata_pkt_type(uint32_t pkt_type) "the packet type is %u"
181 e1000e_rx_metadata_no_virthdr(void) "the packet has no virt-header"
182 e1000e_rx_metadata_virthdr_no_csum_info(void) "virt-header does not contain checksum info"
183 e1000e_rx_metadata_l3_cso_disabled(void) "IP4 CSO is disabled"
184 e1000e_rx_metadata_l4_cso_disabled(void) "TCP/UDP CSO is disabled"
185 e1000e_rx_metadata_l3_csum_validation_failed(void) "Cannot validate L3 checksum"
186 e1000e_rx_metadata_l4_csum_validation_failed(void) "Cannot validate L4 checksum"
187 e1000e_rx_metadata_status_flags(uint32_t status_flags) "status_flags is 0x%X"
188 e1000e_rx_metadata_ipv6_sum_disabled(void) "IPv6 RX checksummimg disabled by RFCTL"
189 e1000e_rx_metadata_ipv6_filtering_disabled(void) "IPv6 RX filtering disabled by RFCTL"
191 e1000e_vlan_vet(uint16_t vet) "Setting VLAN ethernet type 0x%X"
193 e1000e_irq_msi_notify(uint32_t cause) "MSI notify 0x%x"
194 e1000e_irq_throttling_no_pending_interrupts(void) "No pending interrupts to notify"
195 e1000e_irq_msi_notify_postponed(void) "Sending MSI postponed by ITR"
196 e1000e_irq_legacy_notify_postponed(void) "Raising legacy IRQ postponed by ITR"
197 e1000e_irq_throttling_no_pending_vec(int idx) "No pending interrupts for vector %d"
198 e1000e_irq_msix_notify_postponed_vec(int idx) "Sending MSI-X postponed by EITR[%d]"
199 e1000e_irq_legacy_notify(bool level) "IRQ line state: %d"
200 e1000e_irq_msix_notify_vec(uint32_t vector) "MSI-X notify vector 0x%x"
201 e1000e_irq_postponed_by_xitr(uint32_t reg) "Interrupt postponed by [E]ITR register 0x%x"
202 e1000e_irq_clear_ims(uint32_t bits, uint32_t old_ims, uint32_t new_ims) "Clearing IMS bits 0x%x: 0x%x --> 0x%x"
203 e1000e_irq_set_ims(uint32_t bits, uint32_t old_ims, uint32_t new_ims) "Setting IMS bits 0x%x: 0x%x --> 0x%x"
204 e1000e_irq_fix_icr_asserted(uint32_t new_val) "ICR_ASSERTED bit fixed: 0x%x"
205 e1000e_irq_add_msi_other(uint32_t new_val) "ICR_OTHER bit added: 0x%x"
206 e1000e_irq_pending_interrupts(uint32_t pending, uint32_t icr, uint32_t ims) "ICR PENDING: 0x%x (ICR: 0x%x, IMS: 0x%x)"
207 e1000e_irq_set_cause_entry(uint32_t val, uint32_t icr) "Going to set IRQ cause 0x%x, ICR: 0x%x"
208 e1000e_irq_set_cause_exit(uint32_t val, uint32_t icr) "Set IRQ cause 0x%x, ICR: 0x%x"
209 e1000e_irq_icr_write(uint32_t bits, uint32_t old_icr, uint32_t new_icr) "Clearing ICR bits 0x%x: 0x%x --> 0x%x"
210 e1000e_irq_write_ics(uint32_t val) "Adding ICR bits 0x%x"
211 e1000e_irq_icr_process_iame(void) "Clearing IMS bits due to IAME"
212 e1000e_irq_read_ics(uint32_t ics) "Current ICS: 0x%x"
213 e1000e_irq_read_ims(uint32_t ims) "Current IMS: 0x%x"
214 e1000e_irq_icr_read_entry(uint32_t icr) "Starting ICR read. Current ICR: 0x%x"
215 e1000e_irq_icr_read_exit(uint32_t icr) "Ending ICR read. Current ICR: 0x%x"
216 e1000e_irq_icr_clear_zero_ims(void) "Clearing ICR on read due to zero IMS"
217 e1000e_irq_icr_clear_iame(void) "Clearing ICR on read due to IAME"
218 e1000e_irq_iam_clear_eiame(uint32_t iam, uint32_t cause) "Clearing IMS due to EIAME, IAM: 0x%X, cause: 0x%X"
219 e1000e_irq_icr_clear_eiac(uint32_t icr, uint32_t eiac) "Clearing ICR bits due to EIAC, ICR: 0x%X, EIAC: 0x%X"
220 e1000e_irq_ims_clear_set_imc(uint32_t val) "Clearing IMS bits due to IMC write 0x%x"
221 e1000e_irq_fire_delayed_interrupts(void) "Firing delayed interrupts"
222 e1000e_irq_rearm_timer(uint32_t reg, int64_t delay_ns) "Mitigation timer armed for register 0x%X, delay %"PRId64" ns"
223 e1000e_irq_throttling_timer(uint32_t reg) "Mitigation timer shot for register 0x%X"
224 e1000e_irq_rdtr_fpd_running(void) "FPD written while RDTR was running"
225 e1000e_irq_rdtr_fpd_not_running(void) "FPD written while RDTR was not running"
226 e1000e_irq_tidv_fpd_running(void) "FPD written while TIDV was running"
227 e1000e_irq_tidv_fpd_not_running(void) "FPD written while TIDV was not running"
228 e1000e_irq_eitr_set(uint32_t eitr_num, uint32_t val) "EITR[%u] = %u"
229 e1000e_irq_itr_set(uint32_t val) "ITR = %u"
230 e1000e_irq_fire_all_timers(uint32_t val) "Firing all delay/throttling timers on all interrupts enable (0x%X written to IMS)"
231 e1000e_irq_adding_delayed_causes(uint32_t val, uint32_t icr) "Merging delayed causes 0x%X to ICR 0x%X"
232 e1000e_irq_msix_pending_clearing(uint32_t cause, uint32_t int_cfg, uint32_t vec) "Clearing MSI-X pending bit for cause 0x%x, IVAR config 0x%x, vector %u"
234 e1000e_wrn_msix_vec_wrong(uint32_t cause, uint32_t cfg) "Invalid configuration for cause 0x%x: 0x%x"
235 e1000e_wrn_msix_invalid(uint32_t cause, uint32_t cfg) "Invalid entry for cause 0x%x: 0x%x"
237 e1000e_mac_set_permanent(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5) "Set permanent MAC: %02x:%02x:%02x:%02x:%02x:%02x"
238 e1000e_mac_set_sw(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5) "Set SW MAC: %02x:%02x:%02x:%02x:%02x:%02x"
240 # hw/net/e1000e.c
241 e1000e_cb_pci_realize(void) "E1000E PCI realize entry"
242 e1000e_cb_pci_uninit(void) "E1000E PCI unit entry"
243 e1000e_cb_qdev_reset(void) "E1000E qdev reset entry"
244 e1000e_cb_pre_save(void) "E1000E pre save entry"
245 e1000e_cb_post_load(void) "E1000E post load entry"
247 e1000e_io_write_addr(uint64_t addr) "IOADDR write 0x%"PRIx64
248 e1000e_io_write_data(uint64_t addr, uint64_t val) "IODATA write 0x%"PRIx64", value: 0x%"PRIx64
249 e1000e_io_read_addr(uint64_t addr) "IOADDR read 0x%"PRIx64
250 e1000e_io_read_data(uint64_t addr, uint64_t val) "IODATA read 0x%"PRIx64", value: 0x%"PRIx64
251 e1000e_wrn_io_write_unknown(uint64_t addr) "IO write unknown address 0x%"PRIx64
252 e1000e_wrn_io_read_unknown(uint64_t addr) "IO read unknown address 0x%"PRIx64
253 e1000e_wrn_io_addr_undefined(uint64_t addr) "IO undefined register 0x%"PRIx64
254 e1000e_wrn_io_addr_flash(uint64_t addr) "IO flash access (0x%"PRIx64") not implemented"
255 e1000e_wrn_io_addr_unknown(uint64_t addr) "IO unknown register 0x%"PRIx64
257 e1000e_msi_init_fail(int32_t res) "Failed to initialize MSI, error %d"
258 e1000e_msix_init_fail(int32_t res) "Failed to initialize MSI-X, error %d"
259 e1000e_msix_use_vector_fail(uint32_t vec, int32_t res) "Failed to use MSI-X vector %d, error %d"
261 e1000e_cfg_support_virtio(bool support) "Virtio header supported: %d"
263 e1000e_vm_state_running(void) "VM state is running"
264 e1000e_vm_state_stopped(void) "VM state is stopped"
266 # hw/net/spapr_llan.c
267 spapr_vlan_get_rx_bd_from_pool_found(int pool, int32_t count, uint32_t rx_bufs) "pool=%d count=%"PRId32" rxbufs=%"PRIu32
268 spapr_vlan_get_rx_bd_from_page(int buf_ptr, uint64_t bd) "use_buf_ptr=%d bd=0x%016"PRIx64
269 spapr_vlan_get_rx_bd_from_page_found(uint32_t use_buf_ptr, uint32_t rx_bufs) "ptr=%"PRIu32" rxbufs=%"PRIu32
270 spapr_vlan_receive(const char *id, uint32_t rx_bufs) "[%s] rx_bufs=%"PRIu32
271 spapr_vlan_receive_dma_completed(void) "DMA write completed"
272 spapr_vlan_receive_wrote(uint64_t ptr, uint64_t hi, uint64_t lo) "rxq entry (ptr=0x%"PRIx64"): 0x%016"PRIx64" 0x%016"PRIx64
273 spapr_vlan_add_rxbuf_to_pool_create(int pool, uint64_t len) "created RX pool %d for size %"PRIu64
274 spapr_vlan_add_rxbuf_to_pool(int pool, uint64_t len, int32_t count) "add buf using pool %d (size %"PRIu64", count=%"PRId32")"
275 spapr_vlan_add_rxbuf_to_page(uint32_t ptr, uint32_t rx_bufs, uint64_t bd) "added buf ptr=%"PRIu32" rx_bufs=%"PRIu32" bd=0x%016"PRIx64
276 spapr_vlan_h_add_logical_lan_buffer(uint64_t reg, uint64_t buf) "H_ADD_LOGICAL_LAN_BUFFER(0x%"PRIx64", 0x%"PRIx64")"
277 spapr_vlan_h_send_logical_lan(uint64_t reg, uint64_t continue_token) "H_SEND_LOGICAL_LAN(0x%"PRIx64", <bufs>, 0x%"PRIx64")"
278 spapr_vlan_h_send_logical_lan_rxbufs(uint32_t rx_bufs) "rxbufs = %"PRIu32
279 spapr_vlan_h_send_logical_lan_buf_desc(uint64_t buf) " buf desc: 0x%"PRIx64
280 spapr_vlan_h_send_logical_lan_total(int nbufs, unsigned total_len) "%d buffers, total length 0x%x"
282 # hw/net/sungem.c
283 sungem_tx_checksum(uint16_t start, uint16_t off) "TX checksumming from byte %d, inserting at %d"
284 sungem_tx_checksum_oob(void) "TX checksum out of packet bounds"
285 sungem_tx_unfinished(void) "TX packet started without finishing the previous one"
286 sungem_tx_overflow(void) "TX packet queue overflow"
287 sungem_tx_finished(uint32_t size) "TX completing %"PRIu32 " bytes packet"
288 sungem_tx_kick(void) "TX Kick..."
289 sungem_tx_disabled(void) "TX not enabled"
290 sungem_tx_process(uint32_t comp, uint32_t kick, uint32_t size) "TX processing comp=%"PRIu32", kick=%"PRIu32" out of %"PRIu32
291 sungem_tx_desc(uint32_t comp, uint64_t control, uint64_t buffer) "TX desc %"PRIu32 ": 0x%"PRIx64" 0x%"PRIx64
292 sungem_tx_reset(void) "TX reset"
293 sungem_rx_mac_disabled(void) "Check RX MAC disabled"
294 sungem_rx_txdma_disabled(void) "Check RX TXDMA disabled"
295 sungem_rx_check(bool full, uint32_t kick, uint32_t done) "Check RX %d (kick=%"PRIu32", done=%"PRIu32")"
296 sungem_rx_mac_check(uint32_t mac0, uint32_t mac1, uint32_t mac2) "Word MAC: 0x%"PRIx32" 0x%"PRIx32" 0x%"PRIx32
297 sungem_rx_mac_multicast(void) "Multicast"
298 sungem_rx_mac_compare(uint32_t mac0, uint32_t mac1, uint32_t mac2) "Compare MAC to 0x%"PRIx32" 0x%"PRIx32" 0x%"PRIx32".."
299 sungem_rx_packet(size_t size) "RX got %zu bytes packet"
300 sungem_rx_disabled(void) "RX not enabled"
301 sungem_rx_bad_frame_size(size_t size) "RX bad frame size %zu, dropped"
302 sungem_rx_unmatched(void) "No match, dropped"
303 sungem_rx_process(uint32_t done, uint32_t kick, uint32_t size) "RX processing done=%"PRIu32", kick=%"PRIu32" out of %"PRIu32
304 sungem_rx_ringfull(void) "RX ring full"
305 sungem_rx_desc(uint64_t control, uint64_t buffer) "RX desc: 0x%"PRIx64" 0x%"PRIx64
306 sungem_rx_reset(void) "RX reset"
307 sungem_rx_kick(uint64_t val) "RXDMA_KICK written to %"PRIu64
308 sungem_reset(bool pci_reset) "Full reset (PCI:%d)"
309 sungem_mii_write(uint8_t phy_addr, uint8_t reg_addr, uint16_t val) "MII write addr 0x%x reg 0x%02x val 0x%04x"
310 sungem_mii_read(uint8_t phy_addr, uint8_t reg_addr, uint16_t val) "MII read addr 0x%x reg 0x%02x val 0x%04x"
311 sungem_mii_invalid_sof(uint32_t val) "MII op, invalid SOF field 0x%"PRIx32
312 sungem_mii_invalid_op(uint8_t op) "MII op, invalid op field 0x%x"
313 sungem_mmio_greg_write(uint64_t addr, uint64_t val) "MMIO greg write to 0x%"PRIx64" val=0x%"PRIx64
314 sungem_mmio_greg_read(uint64_t addr, uint64_t val) "MMIO greg read from 0x%"PRIx64" val=0x%"PRIx64
315 sungem_mmio_txdma_write(uint64_t addr, uint64_t val) "MMIO txdma write to 0x%"PRIx64" val=0x%"PRIx64
316 sungem_mmio_txdma_read(uint64_t addr, uint64_t val) "MMIO txdma read from 0x%"PRIx64" val=0x%"PRIx64
317 sungem_mmio_rxdma_write(uint64_t addr, uint64_t val) "MMIO rxdma write to 0x%"PRIx64" val=0x%"PRIx64
318 sungem_mmio_rxdma_read(uint64_t addr, uint64_t val) "MMIO rxdma read from 0x%"PRIx64" val=0x%"PRIx64
319 sungem_mmio_mac_write(uint64_t addr, uint64_t val) "MMIO mac write to 0x%"PRIx64" val=0x%"PRIx64
320 sungem_mmio_mac_read(uint64_t addr, uint64_t val) "MMIO mac read from 0x%"PRIx64" val=0x%"PRIx64
321 sungem_mmio_mif_write(uint64_t addr, uint64_t val) "MMIO mif write to 0x%"PRIx64" val=0x%"PRIx64
322 sungem_mmio_mif_read(uint64_t addr, uint64_t val) "MMIO mif read from 0x%"PRIx64" val=0x%"PRIx64
323 sungem_mmio_pcs_write(uint64_t addr, uint64_t val) "MMIO pcs write to 0x%"PRIx64" val=0x%"PRIx64
324 sungem_mmio_pcs_read(uint64_t addr, uint64_t val) "MMIO pcs read from 0x%"PRIx64" val=0x%"PRIx64
326 # hw/net/sunhme.c
327 sunhme_seb_write(uint64_t addr, uint64_t value) "addr 0x%"PRIx64" value 0x%"PRIx64
328 sunhme_seb_read(uint64_t addr, uint64_t value) "addr 0x%"PRIx64" value 0x%"PRIx64
329 sunhme_etx_write(uint64_t addr, uint64_t value) "addr 0x%"PRIx64" value 0x%"PRIx64
330 sunhme_etx_read(uint64_t addr, uint64_t value) "addr 0x%"PRIx64" value 0x%"PRIx64
331 sunhme_erx_write(uint64_t addr, uint64_t value) "addr 0x%"PRIx64" value 0x%"PRIx64
332 sunhme_erx_read(uint64_t addr, uint64_t value) "addr 0x%"PRIx64" value 0x%"PRIx64
333 sunhme_mac_write(uint64_t addr, uint64_t value) "addr 0x%"PRIx64" value 0x%"PRIx64
334 sunhme_mac_read(uint64_t addr, uint64_t value) "addr 0x%"PRIx64" value 0x%"PRIx64
335 sunhme_mii_write(uint64_t addr, uint64_t value) "addr 0x%"PRIx64" value 0x%"PRIx64
336 sunhme_mii_read(uint8_t addr, uint16_t value) "addr 0x%x value 0x%x"
337 sunhme_mif_write(uint8_t addr, uint16_t value) "addr 0x%x value 0x%x"
338 sunhme_mif_read(uint64_t addr, uint64_t value) "addr 0x%"PRIx64" value 0x%"PRIx64
339 sunhme_tx_desc(uint64_t buffer, uint32_t status, int cr, int nr) "addr 0x%"PRIx64" status 0x%"PRIx32 " (ring %d/%d)"
340 sunhme_tx_xsum_add(int offset, int len) "adding xsum at offset %d, len %d"
341 sunhme_tx_xsum_stuff(uint16_t xsum, int offset) "stuffing xsum 0x%x at offset %d"
342 sunhme_tx_done(int len) "successfully transmitted frame with len %d"
343 sunhme_rx_incoming(size_t len) "received incoming frame with len %zu"
344 sunhme_rx_filter_destmac(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5) "received frame for MAC: %02x:%02x:%02x:%02x:%02x:%02x"
345 sunhme_rx_filter_local_match(void) "incoming frame matches local MAC address"
346 sunhme_rx_filter_bcast_match(void) "incoming frame matches broadcast MAC address"
347 sunhme_rx_filter_hash_nomatch(void) "incoming MAC address not in hash table"
348 sunhme_rx_filter_hash_match(void) "incoming MAC address found in hash table"
349 sunhme_rx_filter_promisc_match(void) "incoming frame accepted due to promiscuous mode"
350 sunhme_rx_filter_reject(void) "rejecting incoming frame"
351 sunhme_rx_filter_accept(void) "accepting incoming frame"
352 sunhme_rx_desc(uint32_t addr, int offset, uint32_t status, int len, int cr, int nr) "addr 0x%"PRIx32"(+0x%x) status 0x%"PRIx32 " len %d (ring %d/%d)"
353 sunhme_rx_xsum_calc(uint16_t xsum) "calculated incoming xsum as 0x%x"