repo.or.cz
/
qemu.git
/
blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
blame
|
history
|
raw
|
HEAD
tests/avocado: add RISC-V OpenSBI boot test
[qemu.git]
/
hw
/
riscv
/
Kconfig
blob
4550b3b938f19af0ca14a8953676ccd2eb8c5fe5
1
config RISCV_NUMA
2
bool
3
4
config IBEX
5
bool
6
7
# RISC-V machines in alphabetical order
8
9
config MICROCHIP_PFSOC
10
bool
11
select CADENCE_SDHCI
12
select MCHP_PFSOC_DMC
13
select MCHP_PFSOC_IOSCB
14
select MCHP_PFSOC_MMUART
15
select MCHP_PFSOC_SYSREG
16
select RISCV_ACLINT
17
select SIFIVE_PDMA
18
select SIFIVE_PLIC
19
select UNIMP
20
21
config OPENTITAN
22
bool
23
select IBEX
24
select SIFIVE_PLIC
25
select UNIMP
26
27
config RISCV_VIRT
28
bool
29
imply PCI_DEVICES
30
imply VIRTIO_VGA
31
imply TEST_DEVICES
32
imply TPM_TIS_SYSBUS
33
select RISCV_NUMA
34
select GOLDFISH_RTC
35
select PCI
36
select PCI_EXPRESS_GENERIC_BRIDGE
37
select PFLASH_CFI01
38
select SERIAL
39
select RISCV_ACLINT
40
select RISCV_APLIC
41
select RISCV_IMSIC
42
select SIFIVE_PLIC
43
select SIFIVE_TEST
44
select VIRTIO_MMIO
45
select FW_CFG_DMA
46
select PLATFORM_BUS
47
48
config SHAKTI_C
49
bool
50
select RISCV_ACLINT
51
select SHAKTI_UART
52
select SIFIVE_PLIC
53
select UNIMP
54
55
config SIFIVE_E
56
bool
57
select RISCV_ACLINT
58
select SIFIVE_GPIO
59
select SIFIVE_PLIC
60
select SIFIVE_UART
61
select SIFIVE_E_PRCI
62
select UNIMP
63
64
config SIFIVE_U
65
bool
66
select CADENCE
67
select RISCV_ACLINT
68
select SIFIVE_GPIO
69
select SIFIVE_PDMA
70
select SIFIVE_PLIC
71
select SIFIVE_SPI
72
select SIFIVE_UART
73
select SIFIVE_U_OTP
74
select SIFIVE_U_PRCI
75
select SIFIVE_PWM
76
select SSI_M25P80
77
select SSI_SD
78
select UNIMP
79
80
config SPIKE
81
bool
82
select RISCV_NUMA
83
select HTIF
84
select RISCV_ACLINT
85
select SIFIVE_PLIC