?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Fix typos in comments in exec.c
[qemu.git] / target-ppc / cpu.h
blob0e8b49ffe2f96d83f9f9049f698292c6f8024438
1 /*
2 * PowerPC emulation cpu definitions for qemu.
3 *
4 * Copyright (c) 2003-2007 Jocelyn Mayer
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, write to the Free Software
18 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston MA 02110-1301 USA
19 */
20 #if !defined (__CPU_PPC_H__)
21 #define __CPU_PPC_H__
22
23 #include "config.h"
24 #include <inttypes.h>
25
26 //#define PPC_EMULATE_32BITS_HYPV
27
28 #if defined (TARGET_PPC64)
29 /* PowerPC 64 definitions */
30 #define TARGET_LONG_BITS 64
31 #define TARGET_PAGE_BITS 12
32
33 #else /* defined (TARGET_PPC64) */
34 /* PowerPC 32 definitions */
35 #define TARGET_LONG_BITS 32
36
37 #if defined(TARGET_PPCEMB)
38 /* Specific definitions for PowerPC embedded */
39 /* BookE have 36 bits physical address space */
40 #define TARGET_PHYS_ADDR_BITS 64
41 #if defined(CONFIG_USER_ONLY)
42 /* It looks like a lot of Linux programs assume page size
43 * is 4kB long. This is evil, but we have to deal with it...
44 */
45 #define TARGET_PAGE_BITS 12
46 #else /* defined(CONFIG_USER_ONLY) */
47 /* Pages can be 1 kB small */
48 #define TARGET_PAGE_BITS 10
49 #endif /* defined(CONFIG_USER_ONLY) */
50 #else /* defined(TARGET_PPCEMB) */
51 /* "standard" PowerPC 32 definitions */
52 #define TARGET_PAGE_BITS 12
53 #endif /* defined(TARGET_PPCEMB) */
54
55 #endif /* defined (TARGET_PPC64) */
56
57 #define CPUState struct CPUPPCState
58
59 #include "cpu-defs.h"
60
61 #define REGX "%016" PRIx64
62 #define ADDRX TARGET_FMT_lx
63 #define PADDRX TARGET_FMT_plx
64
65 #include <setjmp.h>
66
67 #include "softfloat.h"
68
69 #define TARGET_HAS_ICE 1
70
71 #if defined (TARGET_PPC64)
72 #define ELF_MACHINE EM_PPC64
73 #else
74 #define ELF_MACHINE EM_PPC
75 #endif
76
77 /*****************************************************************************/
78 /* MMU model */
79 typedef enum powerpc_mmu_t powerpc_mmu_t;
80 enum powerpc_mmu_t {
81 POWERPC_MMU_UNKNOWN = 0x00000000,
82 /* Standard 32 bits PowerPC MMU */
83 POWERPC_MMU_32B = 0x00000001,
84 /* PowerPC 6xx MMU with software TLB */
85 POWERPC_MMU_SOFT_6xx = 0x00000002,
86 /* PowerPC 74xx MMU with software TLB */
87 POWERPC_MMU_SOFT_74xx = 0x00000003,
88 /* PowerPC 4xx MMU with software TLB */
89 POWERPC_MMU_SOFT_4xx = 0x00000004,
90 /* PowerPC 4xx MMU with software TLB and zones protections */
91 POWERPC_MMU_SOFT_4xx_Z = 0x00000005,
92 /* PowerPC MMU in real mode only */
93 POWERPC_MMU_REAL = 0x00000006,
94 /* Freescale MPC8xx MMU model */
95 POWERPC_MMU_MPC8xx = 0x00000007,
96 /* BookE MMU model */
97 POWERPC_MMU_BOOKE = 0x00000008,
98 /* BookE FSL MMU model */
99 POWERPC_MMU_BOOKE_FSL = 0x00000009,
100 /* PowerPC 601 MMU model (specific BATs format) */
101 POWERPC_MMU_601 = 0x0000000A,
102 #if defined(TARGET_PPC64)
103 #define POWERPC_MMU_64 0x00010000
104 /* 64 bits PowerPC MMU */
105 POWERPC_MMU_64B = POWERPC_MMU_64 | 0x00000001,
106 /* 620 variant (no segment exceptions) */
107 POWERPC_MMU_620 = POWERPC_MMU_64 | 0x00000002,
108 #endif /* defined(TARGET_PPC64) */
109 };
110
111 /*****************************************************************************/
112 /* Exception model */
113 typedef enum powerpc_excp_t powerpc_excp_t;
114 enum powerpc_excp_t {
115 POWERPC_EXCP_UNKNOWN = 0,
116 /* Standard PowerPC exception model */
117 POWERPC_EXCP_STD,
118 /* PowerPC 40x exception model */
119 POWERPC_EXCP_40x,
120 /* PowerPC 601 exception model */
121 POWERPC_EXCP_601,
122 /* PowerPC 602 exception model */
123 POWERPC_EXCP_602,
124 /* PowerPC 603 exception model */
125 POWERPC_EXCP_603,
126 /* PowerPC 603e exception model */
127 POWERPC_EXCP_603E,
128 /* PowerPC G2 exception model */
129 POWERPC_EXCP_G2,
130 /* PowerPC 604 exception model */
131 POWERPC_EXCP_604,
132 /* PowerPC 7x0 exception model */
133 POWERPC_EXCP_7x0,
134 /* PowerPC 7x5 exception model */
135 POWERPC_EXCP_7x5,
136 /* PowerPC 74xx exception model */
137 POWERPC_EXCP_74xx,
138 /* BookE exception model */
139 POWERPC_EXCP_BOOKE,
140 #if defined(TARGET_PPC64)
141 /* PowerPC 970 exception model */
142 POWERPC_EXCP_970,
143 #endif /* defined(TARGET_PPC64) */
144 };
145
146 /*****************************************************************************/
147 /* Exception vectors definitions */
148 enum {
149 POWERPC_EXCP_NONE = -1,
150 /* The 64 first entries are used by the PowerPC embedded specification */
151 POWERPC_EXCP_CRITICAL = 0, /* Critical input */
152 POWERPC_EXCP_MCHECK = 1, /* Machine check exception */
153 POWERPC_EXCP_DSI = 2, /* Data storage exception */
154 POWERPC_EXCP_ISI = 3, /* Instruction storage exception */
155 POWERPC_EXCP_EXTERNAL = 4, /* External input */
156 POWERPC_EXCP_ALIGN = 5, /* Alignment exception */
157 POWERPC_EXCP_PROGRAM = 6, /* Program exception */
158 POWERPC_EXCP_FPU = 7, /* Floating-point unavailable exception */
159 POWERPC_EXCP_SYSCALL = 8, /* System call exception */
160 POWERPC_EXCP_APU = 9, /* Auxiliary processor unavailable */
161 POWERPC_EXCP_DECR = 10, /* Decrementer exception */
162 POWERPC_EXCP_FIT = 11, /* Fixed-interval timer interrupt */
163 POWERPC_EXCP_WDT = 12, /* Watchdog timer interrupt */
164 POWERPC_EXCP_DTLB = 13, /* Data TLB miss */
165 POWERPC_EXCP_ITLB = 14, /* Instruction TLB miss */
166 POWERPC_EXCP_DEBUG = 15, /* Debug interrupt */
167 /* Vectors 16 to 31 are reserved */
168 POWERPC_EXCP_SPEU = 32, /* SPE/embedded floating-point unavailable */
169 POWERPC_EXCP_EFPDI = 33, /* Embedded floating-point data interrupt */
170 POWERPC_EXCP_EFPRI = 34, /* Embedded floating-point round interrupt */
171 POWERPC_EXCP_EPERFM = 35, /* Embedded performance monitor interrupt */
172 POWERPC_EXCP_DOORI = 36, /* Embedded doorbell interrupt */
173 POWERPC_EXCP_DOORCI = 37, /* Embedded doorbell critical interrupt */
174 /* Vectors 38 to 63 are reserved */
175 /* Exceptions defined in the PowerPC server specification */
176 POWERPC_EXCP_RESET = 64, /* System reset exception */
177 POWERPC_EXCP_DSEG = 65, /* Data segment exception */
178 POWERPC_EXCP_ISEG = 66, /* Instruction segment exception */
179 POWERPC_EXCP_HDECR = 67, /* Hypervisor decrementer exception */
180 POWERPC_EXCP_TRACE = 68, /* Trace exception */
181 POWERPC_EXCP_HDSI = 69, /* Hypervisor data storage exception */
182 POWERPC_EXCP_HISI = 70, /* Hypervisor instruction storage exception */
183 POWERPC_EXCP_HDSEG = 71, /* Hypervisor data segment exception */
184 POWERPC_EXCP_HISEG = 72, /* Hypervisor instruction segment exception */
185 POWERPC_EXCP_VPU = 73, /* Vector unavailable exception */
186 /* 40x specific exceptions */
187 POWERPC_EXCP_PIT = 74, /* Programmable interval timer interrupt */
188 /* 601 specific exceptions */
189 POWERPC_EXCP_IO = 75, /* IO error exception */
190 POWERPC_EXCP_RUNM = 76, /* Run mode exception */
191 /* 602 specific exceptions */
192 POWERPC_EXCP_EMUL = 77, /* Emulation trap exception */
193 /* 602/603 specific exceptions */
194 POWERPC_EXCP_IFTLB = 78, /* Instruction fetch TLB miss */
195 POWERPC_EXCP_DLTLB = 79, /* Data load TLB miss */
196 POWERPC_EXCP_DSTLB = 80, /* Data store TLB miss */
197 /* Exceptions available on most PowerPC */
198 POWERPC_EXCP_FPA = 81, /* Floating-point assist exception */
199 POWERPC_EXCP_DABR = 82, /* Data address breakpoint */
200 POWERPC_EXCP_IABR = 83, /* Instruction address breakpoint */
201 POWERPC_EXCP_SMI = 84, /* System management interrupt */
202 POWERPC_EXCP_PERFM = 85, /* Embedded performance monitor interrupt */
203 /* 7xx/74xx specific exceptions */
204 POWERPC_EXCP_THERM = 86, /* Thermal interrupt */
205 /* 74xx specific exceptions */
206 POWERPC_EXCP_VPUA = 87, /* Vector assist exception */
207 /* 970FX specific exceptions */
208 POWERPC_EXCP_SOFTP = 88, /* Soft patch exception */
209 POWERPC_EXCP_MAINT = 89, /* Maintenance exception */
210 /* Freescale embeded cores specific exceptions */
211 POWERPC_EXCP_MEXTBR = 90, /* Maskable external breakpoint */
212 POWERPC_EXCP_NMEXTBR = 91, /* Non maskable external breakpoint */
213 POWERPC_EXCP_ITLBE = 92, /* Instruction TLB error */
214 POWERPC_EXCP_DTLBE = 93, /* Data TLB error */
215 /* EOL */
216 POWERPC_EXCP_NB = 96,
217 /* Qemu exceptions: used internally during code translation */
218 POWERPC_EXCP_STOP = 0x200, /* stop translation */
219 POWERPC_EXCP_BRANCH = 0x201, /* branch instruction */
220 /* Qemu exceptions: special cases we want to stop translation */
221 POWERPC_EXCP_SYNC = 0x202, /* context synchronizing instruction */
222 POWERPC_EXCP_SYSCALL_USER = 0x203, /* System call in user mode only */
223 };
224
225 /* Exceptions error codes */
226 enum {
227 /* Exception subtypes for POWERPC_EXCP_ALIGN */
228 POWERPC_EXCP_ALIGN_FP = 0x01, /* FP alignment exception */
229 POWERPC_EXCP_ALIGN_LST = 0x02, /* Unaligned mult/extern load/store */
230 POWERPC_EXCP_ALIGN_LE = 0x03, /* Multiple little-endian access */
231 POWERPC_EXCP_ALIGN_PROT = 0x04, /* Access cross protection boundary */
232 POWERPC_EXCP_ALIGN_BAT = 0x05, /* Access cross a BAT/seg boundary */
233 POWERPC_EXCP_ALIGN_CACHE = 0x06, /* Impossible dcbz access */
234 /* Exception subtypes for POWERPC_EXCP_PROGRAM */
235 /* FP exceptions */
236 POWERPC_EXCP_FP = 0x10,
237 POWERPC_EXCP_FP_OX = 0x01, /* FP overflow */
238 POWERPC_EXCP_FP_UX = 0x02, /* FP underflow */
239 POWERPC_EXCP_FP_ZX = 0x03, /* FP divide by zero */
240 POWERPC_EXCP_FP_XX = 0x04, /* FP inexact */
241 POWERPC_EXCP_FP_VXSNAN = 0x05, /* FP invalid SNaN op */
242 POWERPC_EXCP_FP_VXISI = 0x06, /* FP invalid infinite subtraction */
243 POWERPC_EXCP_FP_VXIDI = 0x07, /* FP invalid infinite divide */
244 POWERPC_EXCP_FP_VXZDZ = 0x08, /* FP invalid zero divide */
245 POWERPC_EXCP_FP_VXIMZ = 0x09, /* FP invalid infinite * zero */
246 POWERPC_EXCP_FP_VXVC = 0x0A, /* FP invalid compare */
247 POWERPC_EXCP_FP_VXSOFT = 0x0B, /* FP invalid operation */
248 POWERPC_EXCP_FP_VXSQRT = 0x0C, /* FP invalid square root */
249 POWERPC_EXCP_FP_VXCVI = 0x0D, /* FP invalid integer conversion */
250 /* Invalid instruction */
251 POWERPC_EXCP_INVAL = 0x20,
252 POWERPC_EXCP_INVAL_INVAL = 0x01, /* Invalid instruction */
253 POWERPC_EXCP_INVAL_LSWX = 0x02, /* Invalid lswx instruction */
254 POWERPC_EXCP_INVAL_SPR = 0x03, /* Invalid SPR access */
255 POWERPC_EXCP_INVAL_FP = 0x04, /* Unimplemented mandatory fp instr */
256 /* Privileged instruction */
257 POWERPC_EXCP_PRIV = 0x30,
258 POWERPC_EXCP_PRIV_OPC = 0x01, /* Privileged operation exception */
259 POWERPC_EXCP_PRIV_REG = 0x02, /* Privileged register exception */
260 /* Trap */
261 POWERPC_EXCP_TRAP = 0x40,
262 };
263
264 /*****************************************************************************/
265 /* Input pins model */
266 typedef enum powerpc_input_t powerpc_input_t;
267 enum powerpc_input_t {
268 PPC_FLAGS_INPUT_UNKNOWN = 0,
269 /* PowerPC 6xx bus */
270 PPC_FLAGS_INPUT_6xx,
271 /* BookE bus */
272 PPC_FLAGS_INPUT_BookE,
273 /* PowerPC 405 bus */
274 PPC_FLAGS_INPUT_405,
275 /* PowerPC 970 bus */
276 PPC_FLAGS_INPUT_970,
277 /* PowerPC 401 bus */
278 PPC_FLAGS_INPUT_401,
279 /* Freescale RCPU bus */
280 PPC_FLAGS_INPUT_RCPU,
281 };
282
283 #define PPC_INPUT(env) (env->bus_model)
284
285 /*****************************************************************************/
286 typedef struct ppc_def_t ppc_def_t;
287 typedef struct opc_handler_t opc_handler_t;
288
289 /*****************************************************************************/
290 /* Types used to describe some PowerPC registers */
291 typedef struct CPUPPCState CPUPPCState;
292 typedef struct ppc_tb_t ppc_tb_t;
293 typedef struct ppc_spr_t ppc_spr_t;
294 typedef struct ppc_dcr_t ppc_dcr_t;
295 typedef union ppc_avr_t ppc_avr_t;
296 typedef union ppc_tlb_t ppc_tlb_t;
297
298 /* SPR access micro-ops generations callbacks */
299 struct ppc_spr_t {
300 void (*uea_read)(void *opaque, int gpr_num, int spr_num);
301 void (*uea_write)(void *opaque, int spr_num, int gpr_num);
302 #if !defined(CONFIG_USER_ONLY)
303 void (*oea_read)(void *opaque, int gpr_num, int spr_num);
304 void (*oea_write)(void *opaque, int spr_num, int gpr_num);
305 void (*hea_read)(void *opaque, int gpr_num, int spr_num);
306 void (*hea_write)(void *opaque, int spr_num, int gpr_num);
307 #endif
308 const char *name;
309 };
310
311 /* Altivec registers (128 bits) */
312 union ppc_avr_t {
313 float32 f[4];
314 uint8_t u8[16];
315 uint16_t u16[8];
316 uint32_t u32[4];
317 int8_t s8[16];
318 int16_t s16[8];
319 int32_t s32[4];
320 uint64_t u64[2];
321 };
322
323 /* Software TLB cache */
324 typedef struct ppc6xx_tlb_t ppc6xx_tlb_t;
325 struct ppc6xx_tlb_t {
326 target_ulong pte0;
327 target_ulong pte1;
328 target_ulong EPN;
329 };
330
331 typedef struct ppcemb_tlb_t ppcemb_tlb_t;
332 struct ppcemb_tlb_t {
333 target_phys_addr_t RPN;
334 target_ulong EPN;
335 target_ulong PID;
336 target_ulong size;
337 uint32_t prot;
338 uint32_t attr; /* Storage attributes */
339 };
340
341 union ppc_tlb_t {
342 ppc6xx_tlb_t tlb6;
343 ppcemb_tlb_t tlbe;
344 };
345
346 typedef struct ppc_slb_t ppc_slb_t;
347 struct ppc_slb_t {
348 uint64_t tmp64;
349 uint32_t tmp;
350 };
351
352 /*****************************************************************************/
353 /* Machine state register bits definition */
354 #define MSR_SF 63 /* Sixty-four-bit mode hflags */
355 #define MSR_TAG 62 /* Tag-active mode (POWERx ?) */
356 #define MSR_ISF 61 /* Sixty-four-bit interrupt mode on 630 */
357 #define MSR_SHV 60 /* hypervisor state hflags */
358 #define MSR_CM 31 /* Computation mode for BookE hflags */
359 #define MSR_ICM 30 /* Interrupt computation mode for BookE */
360 #define MSR_THV 29 /* hypervisor state for 32 bits PowerPC hflags */
361 #define MSR_UCLE 26 /* User-mode cache lock enable for BookE */
362 #define MSR_VR 25 /* altivec available x hflags */
363 #define MSR_SPE 25 /* SPE enable for BookE x hflags */
364 #define MSR_AP 23 /* Access privilege state on 602 hflags */
365 #define MSR_SA 22 /* Supervisor access mode on 602 hflags */
366 #define MSR_KEY 19 /* key bit on 603e */
367 #define MSR_POW 18 /* Power management */
368 #define MSR_TGPR 17 /* TGPR usage on 602/603 x */
369 #define MSR_CE 17 /* Critical interrupt enable on embedded PowerPC x */
370 #define MSR_ILE 16 /* Interrupt little-endian mode */
371 #define MSR_EE 15 /* External interrupt enable */
372 #define MSR_PR 14 /* Problem state hflags */
373 #define MSR_FP 13 /* Floating point available hflags */
374 #define MSR_ME 12 /* Machine check interrupt enable */
375 #define MSR_FE0 11 /* Floating point exception mode 0 hflags */
376 #define MSR_SE 10 /* Single-step trace enable x hflags */
377 #define MSR_DWE 10 /* Debug wait enable on 405 x */
378 #define MSR_UBLE 10 /* User BTB lock enable on e500 x */
379 #define MSR_BE 9 /* Branch trace enable x hflags */
380 #define MSR_DE 9 /* Debug interrupts enable on embedded PowerPC x */
381 #define MSR_FE1 8 /* Floating point exception mode 1 hflags */
382 #define MSR_AL 7 /* AL bit on POWER */
383 #define MSR_EP 6 /* Exception prefix on 601 */
384 #define MSR_IR 5 /* Instruction relocate */
385 #define MSR_DR 4 /* Data relocate */
386 #define MSR_PE 3 /* Protection enable on 403 */
387 #define MSR_PX 2 /* Protection exclusive on 403 x */
388 #define MSR_PMM 2 /* Performance monitor mark on POWER x */
389 #define MSR_RI 1 /* Recoverable interrupt 1 */
390 #define MSR_LE 0 /* Little-endian mode 1 hflags */
391
392 #define msr_sf ((env->msr >> MSR_SF) & 1)
393 #define msr_isf ((env->msr >> MSR_ISF) & 1)
394 #define msr_shv ((env->msr >> MSR_SHV) & 1)
395 #define msr_cm ((env->msr >> MSR_CM) & 1)
396 #define msr_icm ((env->msr >> MSR_ICM) & 1)
397 #define msr_thv ((env->msr >> MSR_THV) & 1)
398 #define msr_ucle ((env->msr >> MSR_UCLE) & 1)
399 #define msr_vr ((env->msr >> MSR_VR) & 1)
400 #define msr_spe ((env->msr >> MSR_SPE) & 1)
401 #define msr_ap ((env->msr >> MSR_AP) & 1)
402 #define msr_sa ((env->msr >> MSR_SA) & 1)
403 #define msr_key ((env->msr >> MSR_KEY) & 1)
404 #define msr_pow ((env->msr >> MSR_POW) & 1)
405 #define msr_tgpr ((env->msr >> MSR_TGPR) & 1)
406 #define msr_ce ((env->msr >> MSR_CE) & 1)
407 #define msr_ile ((env->msr >> MSR_ILE) & 1)
408 #define msr_ee ((env->msr >> MSR_EE) & 1)
409 #define msr_pr ((env->msr >> MSR_PR) & 1)
410 #define msr_fp ((env->msr >> MSR_FP) & 1)
411 #define msr_me ((env->msr >> MSR_ME) & 1)
412 #define msr_fe0 ((env->msr >> MSR_FE0) & 1)
413 #define msr_se ((env->msr >> MSR_SE) & 1)
414 #define msr_dwe ((env->msr >> MSR_DWE) & 1)
415 #define msr_uble ((env->msr >> MSR_UBLE) & 1)
416 #define msr_be ((env->msr >> MSR_BE) & 1)
417 #define msr_de ((env->msr >> MSR_DE) & 1)
418 #define msr_fe1 ((env->msr >> MSR_FE1) & 1)
419 #define msr_al ((env->msr >> MSR_AL) & 1)
420 #define msr_ep ((env->msr >> MSR_EP) & 1)
421 #define msr_ir ((env->msr >> MSR_IR) & 1)
422 #define msr_dr ((env->msr >> MSR_DR) & 1)
423 #define msr_pe ((env->msr >> MSR_PE) & 1)
424 #define msr_px ((env->msr >> MSR_PX) & 1)
425 #define msr_pmm ((env->msr >> MSR_PMM) & 1)
426 #define msr_ri ((env->msr >> MSR_RI) & 1)
427 #define msr_le ((env->msr >> MSR_LE) & 1)
428 /* Hypervisor bit is more specific */
429 #if defined(TARGET_PPC64)
430 #define MSR_HVB (1ULL << MSR_SHV)
431 #define msr_hv msr_shv
432 #else
433 #if defined(PPC_EMULATE_32BITS_HYPV)
434 #define MSR_HVB (1ULL << MSR_THV)
435 #define msr_hv msr_thv
436 #else
437 #define MSR_HVB (0ULL)
438 #define msr_hv (0)
439 #endif
440 #endif
441
442 enum {
443 POWERPC_FLAG_NONE = 0x00000000,
444 /* Flag for MSR bit 25 signification (VRE/SPE) */
445 POWERPC_FLAG_SPE = 0x00000001,
446 POWERPC_FLAG_VRE = 0x00000002,
447 /* Flag for MSR bit 17 signification (TGPR/CE) */
448 POWERPC_FLAG_TGPR = 0x00000004,
449 POWERPC_FLAG_CE = 0x00000008,
450 /* Flag for MSR bit 10 signification (SE/DWE/UBLE) */
451 POWERPC_FLAG_SE = 0x00000010,
452 POWERPC_FLAG_DWE = 0x00000020,
453 POWERPC_FLAG_UBLE = 0x00000040,
454 /* Flag for MSR bit 9 signification (BE/DE) */
455 POWERPC_FLAG_BE = 0x00000080,
456 POWERPC_FLAG_DE = 0x00000100,
457 /* Flag for MSR bit 2 signification (PX/PMM) */
458 POWERPC_FLAG_PX = 0x00000200,
459 POWERPC_FLAG_PMM = 0x00000400,
460 /* Flag for special features */
461 /* Decrementer clock: RTC clock (POWER, 601) or bus clock */
462 POWERPC_FLAG_RTC_CLK = 0x00010000,
463 POWERPC_FLAG_BUS_CLK = 0x00020000,
464 };
465
466 /*****************************************************************************/
467 /* Floating point status and control register */
468 #define FPSCR_FX 31 /* Floating-point exception summary */
469 #define FPSCR_FEX 30 /* Floating-point enabled exception summary */
470 #define FPSCR_VX 29 /* Floating-point invalid operation exception summ. */
471 #define FPSCR_OX 28 /* Floating-point overflow exception */
472 #define FPSCR_UX 27 /* Floating-point underflow exception */
473 #define FPSCR_ZX 26 /* Floating-point zero divide exception */
474 #define FPSCR_XX 25 /* Floating-point inexact exception */
475 #define FPSCR_VXSNAN 24 /* Floating-point invalid operation exception (sNan) */
476 #define FPSCR_VXISI 23 /* Floating-point invalid operation exception (inf) */
477 #define FPSCR_VXIDI 22 /* Floating-point invalid operation exception (inf) */
478 #define FPSCR_VXZDZ 21 /* Floating-point invalid operation exception (zero) */
479 #define FPSCR_VXIMZ 20 /* Floating-point invalid operation exception (inf) */
480 #define FPSCR_VXVC 19 /* Floating-point invalid operation exception (comp) */
481 #define FPSCR_FR 18 /* Floating-point fraction rounded */
482 #define FPSCR_FI 17 /* Floating-point fraction inexact */
483 #define FPSCR_C 16 /* Floating-point result class descriptor */
484 #define FPSCR_FL 15 /* Floating-point less than or negative */
485 #define FPSCR_FG 14 /* Floating-point greater than or negative */
486 #define FPSCR_FE 13 /* Floating-point equal or zero */
487 #define FPSCR_FU 12 /* Floating-point unordered or NaN */
488 #define FPSCR_FPCC 12 /* Floating-point condition code */
489 #define FPSCR_FPRF 12 /* Floating-point result flags */
490 #define FPSCR_VXSOFT 10 /* Floating-point invalid operation exception (soft) */
491 #define FPSCR_VXSQRT 9 /* Floating-point invalid operation exception (sqrt) */
492 #define FPSCR_VXCVI 8 /* Floating-point invalid operation exception (int) */
493 #define FPSCR_VE 7 /* Floating-point invalid operation exception enable */
494 #define FPSCR_OE 6 /* Floating-point overflow exception enable */
495 #define FPSCR_UE 5 /* Floating-point undeflow exception enable */
496 #define FPSCR_ZE 4 /* Floating-point zero divide exception enable */
497 #define FPSCR_XE 3 /* Floating-point inexact exception enable */
498 #define FPSCR_NI 2 /* Floating-point non-IEEE mode */
499 #define FPSCR_RN1 1
500 #define FPSCR_RN 0 /* Floating-point rounding control */
501 #define fpscr_fex (((env->fpscr) >> FPSCR_FEX) & 0x1)
502 #define fpscr_vx (((env->fpscr) >> FPSCR_VX) & 0x1)
503 #define fpscr_ox (((env->fpscr) >> FPSCR_OX) & 0x1)
504 #define fpscr_ux (((env->fpscr) >> FPSCR_UX) & 0x1)
505 #define fpscr_zx (((env->fpscr) >> FPSCR_ZX) & 0x1)
506 #define fpscr_xx (((env->fpscr) >> FPSCR_XX) & 0x1)
507 #define fpscr_vxsnan (((env->fpscr) >> FPSCR_VXSNAN) & 0x1)
508 #define fpscr_vxisi (((env->fpscr) >> FPSCR_VXISI) & 0x1)
509 #define fpscr_vxidi (((env->fpscr) >> FPSCR_VXIDI) & 0x1)
510 #define fpscr_vxzdz (((env->fpscr) >> FPSCR_VXZDZ) & 0x1)
511 #define fpscr_vximz (((env->fpscr) >> FPSCR_VXIMZ) & 0x1)
512 #define fpscr_vxvc (((env->fpscr) >> FPSCR_VXVC) & 0x1)
513 #define fpscr_fpcc (((env->fpscr) >> FPSCR_FPCC) & 0xF)
514 #define fpscr_vxsoft (((env->fpscr) >> FPSCR_VXSOFT) & 0x1)
515 #define fpscr_vxsqrt (((env->fpscr) >> FPSCR_VXSQRT) & 0x1)
516 #define fpscr_vxcvi (((env->fpscr) >> FPSCR_VXCVI) & 0x1)
517 #define fpscr_ve (((env->fpscr) >> FPSCR_VE) & 0x1)
518 #define fpscr_oe (((env->fpscr) >> FPSCR_OE) & 0x1)
519 #define fpscr_ue (((env->fpscr) >> FPSCR_UE) & 0x1)
520 #define fpscr_ze (((env->fpscr) >> FPSCR_ZE) & 0x1)
521 #define fpscr_xe (((env->fpscr) >> FPSCR_XE) & 0x1)
522 #define fpscr_ni (((env->fpscr) >> FPSCR_NI) & 0x1)
523 #define fpscr_rn (((env->fpscr) >> FPSCR_RN) & 0x3)
524 /* Invalid operation exception summary */
525 #define fpscr_ix ((env->fpscr) & ((1 << FPSCR_VXSNAN) | (1 << FPSCR_VXISI) | \
526 (1 << FPSCR_VXIDI) | (1 << FPSCR_VXZDZ) | \
527 (1 << FPSCR_VXIMZ) | (1 << FPSCR_VXVC) | \
528 (1 << FPSCR_VXSOFT) | (1 << FPSCR_VXSQRT) | \
529 (1 << FPSCR_VXCVI)))
530 /* exception summary */
531 #define fpscr_ex (((env->fpscr) >> FPSCR_XX) & 0x1F)
532 /* enabled exception summary */
533 #define fpscr_eex (((env->fpscr) >> FPSCR_XX) & ((env->fpscr) >> FPSCR_XE) & \
534 0x1F)
535
536 /*****************************************************************************/
537 /* Vector status and control register */
538 #define VSCR_NJ 16 /* Vector non-java */
539 #define VSCR_SAT 0 /* Vector saturation */
540 #define vscr_nj (((env->vscr) >> VSCR_NJ) & 0x1)
541 #define vscr_sat (((env->vscr) >> VSCR_SAT) & 0x1)
542
543 /*****************************************************************************/
544 /* The whole PowerPC CPU context */
545 #define NB_MMU_MODES 3
546
547 struct CPUPPCState {
548 /* First are the most commonly used resources
549 * during translated code execution
550 */
551 /* general purpose registers */
552 target_ulong gpr[32];
553 #if !defined(TARGET_PPC64)
554 /* Storage for GPR MSB, used by the SPE extension */
555 target_ulong gprh[32];
556 #endif
557 /* LR */
558 target_ulong lr;
559 /* CTR */
560 target_ulong ctr;
561 /* condition register */
562 uint32_t crf[8];
563 /* XER */
564 target_ulong xer;
565 /* Reservation address */
566 target_ulong reserve;
567
568 /* Those ones are used in supervisor mode only */
569 /* machine state register */
570 target_ulong msr;
571 /* temporary general purpose registers */
572 target_ulong tgpr[4]; /* Used to speed-up TLB assist handlers */
573
574 /* Floating point execution context */
575 float_status fp_status;
576 /* floating point registers */
577 float64 fpr[32];
578 /* floating point status and control register */
579 uint32_t fpscr;
580
581 CPU_COMMON
582
583 int access_type; /* when a memory exception occurs, the access
584 type is stored here */
585
586 /* MMU context - only relevant for full system emulation */
587 #if !defined(CONFIG_USER_ONLY)
588 #if defined(TARGET_PPC64)
589 /* Address space register */
590 target_ulong asr;
591 /* PowerPC 64 SLB area */
592 ppc_slb_t slb[64];
593 int slb_nr;
594 #endif
595 /* segment registers */
596 target_ulong sdr1;
597 target_ulong sr[32];
598 /* BATs */
599 int nb_BATs;
600 target_ulong DBAT[2][8];
601 target_ulong IBAT[2][8];
602 /* PowerPC TLB registers (for 4xx and 60x software driven TLBs) */
603 int nb_tlb; /* Total number of TLB */
604 int tlb_per_way; /* Speed-up helper: used to avoid divisions at run time */
605 int nb_ways; /* Number of ways in the TLB set */
606 int last_way; /* Last used way used to allocate TLB in a LRU way */
607 int id_tlbs; /* If 1, MMU has separated TLBs for instructions & data */
608 int nb_pids; /* Number of available PID registers */
609 ppc_tlb_t *tlb; /* TLB is optional. Allocate them only if needed */
610 /* 403 dedicated access protection registers */
611 target_ulong pb[4];
612 #endif
613
614 /* Other registers */
615 /* Special purpose registers */
616 target_ulong spr[1024];
617 ppc_spr_t spr_cb[1024];
618 /* Altivec registers */
619 ppc_avr_t avr[32];
620 uint32_t vscr;
621 /* SPE registers */
622 uint64_t spe_acc;
623 uint32_t spe_fscr;
624 /* SPE and Altivec can share a status since they will never be used
625 * simultaneously */
626 float_status vec_status;
627
628 /* Internal devices resources */
629 /* Time base and decrementer */
630 ppc_tb_t *tb_env;
631 /* Device control registers */
632 ppc_dcr_t *dcr_env;
633
634 int dcache_line_size;
635 int icache_line_size;
636
637 /* Those resources are used during exception processing */
638 /* CPU model definition */
639 target_ulong msr_mask;
640 powerpc_mmu_t mmu_model;
641 powerpc_excp_t excp_model;
642 powerpc_input_t bus_model;
643 int bfd_mach;
644 uint32_t flags;
645
646 int error_code;
647 uint32_t pending_interrupts;
648 #if !defined(CONFIG_USER_ONLY)
649 /* This is the IRQ controller, which is implementation dependant
650 * and only relevant when emulating a complete machine.
651 */
652 uint32_t irq_input_state;
653 void **irq_inputs;
654 /* Exception vectors */
655 target_ulong excp_vectors[POWERPC_EXCP_NB];
656 target_ulong excp_prefix;
657 target_ulong hreset_excp_prefix;
658 target_ulong ivor_mask;
659 target_ulong ivpr_mask;
660 target_ulong hreset_vector;
661 #endif
662
663 /* Those resources are used only during code translation */
664 /* Next instruction pointer */
665 target_ulong nip;
666
667 /* opcode handlers */
668 opc_handler_t *opcodes[0x40];
669
670 /* Those resources are used only in Qemu core */
671 target_ulong hflags; /* hflags is a MSR & HFLAGS_MASK */
672 target_ulong hflags_nmsr; /* specific hflags, not comming from MSR */
673 int mmu_idx; /* precomputed MMU index to speed up mem accesses */
674
675 /* Power management */
676 int power_mode;
677 int (*check_pow)(CPUPPCState *env);
678
679 /* temporary hack to handle OSI calls (only used if non NULL) */
680 int (*osi_call)(struct CPUPPCState *env);
681 };
682
683 /* Context used internally during MMU translations */
684 typedef struct mmu_ctx_t mmu_ctx_t;
685 struct mmu_ctx_t {
686 target_phys_addr_t raddr; /* Real address */
687 target_phys_addr_t eaddr; /* Effective address */
688 int prot; /* Protection bits */
689 target_phys_addr_t pg_addr[2]; /* PTE tables base addresses */
690 target_ulong ptem; /* Virtual segment ID | API */
691 int key; /* Access key */
692 int nx; /* Non-execute area */
693 };
694
695 /*****************************************************************************/
696 CPUPPCState *cpu_ppc_init (const char *cpu_model);
697 void ppc_translate_init(void);
698 int cpu_ppc_exec (CPUPPCState *s);
699 void cpu_ppc_close (CPUPPCState *s);
700 /* you can call this signal handler from your SIGBUS and SIGSEGV
701 signal handlers to inform the virtual CPU of exceptions. non zero
702 is returned if the signal was handled by the virtual CPU. */
703 int cpu_ppc_signal_handler (int host_signum, void *pinfo,
704 void *puc);
705 int cpu_ppc_handle_mmu_fault (CPUPPCState *env, target_ulong address, int rw,
706 int mmu_idx, int is_softmmu);
707 int get_physical_address (CPUPPCState *env, mmu_ctx_t *ctx, target_ulong vaddr,
708 int rw, int access_type);
709 void do_interrupt (CPUPPCState *env);
710 void ppc_hw_interrupt (CPUPPCState *env);
711
712 void cpu_dump_rfi (target_ulong RA, target_ulong msr);
713
714 #if !defined(CONFIG_USER_ONLY)
715 void ppc6xx_tlb_store (CPUPPCState *env, target_ulong EPN, int way, int is_code,
716 target_ulong pte0, target_ulong pte1);
717 void ppc_store_ibatu (CPUPPCState *env, int nr, target_ulong value);
718 void ppc_store_ibatl (CPUPPCState *env, int nr, target_ulong value);
719 void ppc_store_dbatu (CPUPPCState *env, int nr, target_ulong value);
720 void ppc_store_dbatl (CPUPPCState *env, int nr, target_ulong value);
721 void ppc_store_ibatu_601 (CPUPPCState *env, int nr, target_ulong value);
722 void ppc_store_ibatl_601 (CPUPPCState *env, int nr, target_ulong value);
723 void ppc_store_sdr1 (CPUPPCState *env, target_ulong value);
724 #if defined(TARGET_PPC64)
725 void ppc_store_asr (CPUPPCState *env, target_ulong value);
726 target_ulong ppc_load_slb (CPUPPCState *env, int slb_nr);
727 target_ulong ppc_load_sr (CPUPPCState *env, int sr_nr);
728 void ppc_store_slb (CPUPPCState *env, target_ulong rb, target_ulong rs);
729 #endif /* defined(TARGET_PPC64) */
730 void ppc_store_sr (CPUPPCState *env, int srnum, target_ulong value);
731 #endif /* !defined(CONFIG_USER_ONLY) */
732 void ppc_store_msr (CPUPPCState *env, target_ulong value);
733
734 void cpu_ppc_reset (void *opaque);
735
736 void ppc_cpu_list (FILE *f, int (*cpu_fprintf)(FILE *f, const char *fmt, ...));
737
738 const ppc_def_t *cpu_ppc_find_by_name (const char *name);
739 int cpu_ppc_register_internal (CPUPPCState *env, const ppc_def_t *def);
740
741 /* Time-base and decrementer management */
742 #ifndef NO_CPU_IO_DEFS
743 uint32_t cpu_ppc_load_tbl (CPUPPCState *env);
744 uint32_t cpu_ppc_load_tbu (CPUPPCState *env);
745 void cpu_ppc_store_tbu (CPUPPCState *env, uint32_t value);
746 void cpu_ppc_store_tbl (CPUPPCState *env, uint32_t value);
747 uint32_t cpu_ppc_load_atbl (CPUPPCState *env);
748 uint32_t cpu_ppc_load_atbu (CPUPPCState *env);
749 void cpu_ppc_store_atbl (CPUPPCState *env, uint32_t value);
750 void cpu_ppc_store_atbu (CPUPPCState *env, uint32_t value);
751 uint32_t cpu_ppc_load_decr (CPUPPCState *env);
752 void cpu_ppc_store_decr (CPUPPCState *env, uint32_t value);
753 uint32_t cpu_ppc_load_hdecr (CPUPPCState *env);
754 void cpu_ppc_store_hdecr (CPUPPCState *env, uint32_t value);
755 uint64_t cpu_ppc_load_purr (CPUPPCState *env);
756 void cpu_ppc_store_purr (CPUPPCState *env, uint64_t value);
757 uint32_t cpu_ppc601_load_rtcl (CPUPPCState *env);
758 uint32_t cpu_ppc601_load_rtcu (CPUPPCState *env);
759 #if !defined(CONFIG_USER_ONLY)
760 void cpu_ppc601_store_rtcl (CPUPPCState *env, uint32_t value);
761 void cpu_ppc601_store_rtcu (CPUPPCState *env, uint32_t value);
762 target_ulong load_40x_pit (CPUPPCState *env);
763 void store_40x_pit (CPUPPCState *env, target_ulong val);
764 void store_40x_dbcr0 (CPUPPCState *env, uint32_t val);
765 void store_40x_sler (CPUPPCState *env, uint32_t val);
766 void store_booke_tcr (CPUPPCState *env, target_ulong val);
767 void store_booke_tsr (CPUPPCState *env, target_ulong val);
768 void ppc_tlb_invalidate_all (CPUPPCState *env);
769 void ppc_tlb_invalidate_one (CPUPPCState *env, target_ulong addr);
770 #if defined(TARGET_PPC64)
771 void ppc_slb_invalidate_all (CPUPPCState *env);
772 void ppc_slb_invalidate_one (CPUPPCState *env, uint64_t T0);
773 #endif
774 int ppcemb_tlb_search (CPUPPCState *env, target_ulong address, uint32_t pid);
775 #endif
776 #endif
777
778 static always_inline uint64_t ppc_dump_gpr (CPUPPCState *env, int gprn)
779 {
780 uint64_t gprv;
781
782 gprv = env->gpr[gprn];
783 #if !defined(TARGET_PPC64)
784 if (env->flags & POWERPC_FLAG_SPE) {
785 /* If the CPU implements the SPE extension, we have to get the
786 * high bits of the GPR from the gprh storage area
787 */
788 gprv &= 0xFFFFFFFFULL;
789 gprv |= (uint64_t)env->gprh[gprn] << 32;
790 }
791 #endif
792
793 return gprv;
794 }
795
796 /* Device control registers */
797 int ppc_dcr_read (ppc_dcr_t *dcr_env, int dcrn, target_ulong *valp);
798 int ppc_dcr_write (ppc_dcr_t *dcr_env, int dcrn, target_ulong val);
799
800 #define cpu_init cpu_ppc_init
801 #define cpu_exec cpu_ppc_exec
802 #define cpu_gen_code cpu_ppc_gen_code
803 #define cpu_signal_handler cpu_ppc_signal_handler
804 #define cpu_list ppc_cpu_list
805
806 #define CPU_SAVE_VERSION 4
807
808 /* MMU modes definitions */
809 #define MMU_MODE0_SUFFIX _user
810 #define MMU_MODE1_SUFFIX _kernel
811 #define MMU_MODE2_SUFFIX _hypv
812 #define MMU_USER_IDX 0
813 static inline int cpu_mmu_index (CPUState *env)
814 {
815 return env->mmu_idx;
816 }
817
818 #if defined(CONFIG_USER_ONLY)
819 static inline void cpu_clone_regs(CPUState *env, target_ulong newsp)
820 {
821 int i;
822 if (newsp)
823 env->gpr[1] = newsp;
824 for (i = 7; i < 32; i++)
825 env->gpr[i] = 0;
826 }
827 #endif
828
829 #include "cpu-all.h"
830 #include "exec-all.h"
831
832 /*****************************************************************************/
833 /* CRF definitions */
834 #define CRF_LT 3
835 #define CRF_GT 2
836 #define CRF_EQ 1
837 #define CRF_SO 0
838 #define CRF_CH (1 << 4)
839 #define CRF_CL (1 << 3)
840 #define CRF_CH_OR_CL (1 << 2)
841 #define CRF_CH_AND_CL (1 << 1)
842
843 /* XER definitions */
844 #define XER_SO 31
845 #define XER_OV 30
846 #define XER_CA 29
847 #define XER_CMP 8
848 #define XER_BC 0
849 #define xer_so ((env->xer >> XER_SO) & 1)
850 #define xer_ov ((env->xer >> XER_OV) & 1)
851 #define xer_ca ((env->xer >> XER_CA) & 1)
852 #define xer_cmp ((env->xer >> XER_CMP) & 0xFF)
853 #define xer_bc ((env->xer >> XER_BC) & 0x7F)
854
855 /* SPR definitions */
856 #define SPR_MQ (0x000)
857 #define SPR_XER (0x001)
858 #define SPR_601_VRTCU (0x004)
859 #define SPR_601_VRTCL (0x005)
860 #define SPR_601_UDECR (0x006)
861 #define SPR_LR (0x008)
862 #define SPR_CTR (0x009)
863 #define SPR_DSISR (0x012)
864 #define SPR_DAR (0x013) /* DAE for PowerPC 601 */
865 #define SPR_601_RTCU (0x014)
866 #define SPR_601_RTCL (0x015)
867 #define SPR_DECR (0x016)
868 #define SPR_SDR1 (0x019)
869 #define SPR_SRR0 (0x01A)
870 #define SPR_SRR1 (0x01B)
871 #define SPR_AMR (0x01D)
872 #define SPR_BOOKE_PID (0x030)
873 #define SPR_BOOKE_DECAR (0x036)
874 #define SPR_BOOKE_CSRR0 (0x03A)
875 #define SPR_BOOKE_CSRR1 (0x03B)
876 #define SPR_BOOKE_DEAR (0x03D)
877 #define SPR_BOOKE_ESR (0x03E)
878 #define SPR_BOOKE_IVPR (0x03F)
879 #define SPR_MPC_EIE (0x050)
880 #define SPR_MPC_EID (0x051)
881 #define SPR_MPC_NRI (0x052)
882 #define SPR_CTRL (0x088)
883 #define SPR_MPC_CMPA (0x090)
884 #define SPR_MPC_CMPB (0x091)
885 #define SPR_MPC_CMPC (0x092)
886 #define SPR_MPC_CMPD (0x093)
887 #define SPR_MPC_ECR (0x094)
888 #define SPR_MPC_DER (0x095)
889 #define SPR_MPC_COUNTA (0x096)
890 #define SPR_MPC_COUNTB (0x097)
891 #define SPR_UCTRL (0x098)
892 #define SPR_MPC_CMPE (0x098)
893 #define SPR_MPC_CMPF (0x099)
894 #define SPR_MPC_CMPG (0x09A)
895 #define SPR_MPC_CMPH (0x09B)
896 #define SPR_MPC_LCTRL1 (0x09C)
897 #define SPR_MPC_LCTRL2 (0x09D)
898 #define SPR_MPC_ICTRL (0x09E)
899 #define SPR_MPC_BAR (0x09F)
900 #define SPR_VRSAVE (0x100)
901 #define SPR_USPRG0 (0x100)
902 #define SPR_USPRG1 (0x101)
903 #define SPR_USPRG2 (0x102)
904 #define SPR_USPRG3 (0x103)
905 #define SPR_USPRG4 (0x104)
906 #define SPR_USPRG5 (0x105)
907 #define SPR_USPRG6 (0x106)
908 #define SPR_USPRG7 (0x107)
909 #define SPR_VTBL (0x10C)
910 #define SPR_VTBU (0x10D)
911 #define SPR_SPRG0 (0x110)
912 #define SPR_SPRG1 (0x111)
913 #define SPR_SPRG2 (0x112)
914 #define SPR_SPRG3 (0x113)
915 #define SPR_SPRG4 (0x114)
916 #define SPR_SCOMC (0x114)
917 #define SPR_SPRG5 (0x115)
918 #define SPR_SCOMD (0x115)
919 #define SPR_SPRG6 (0x116)
920 #define SPR_SPRG7 (0x117)
921 #define SPR_ASR (0x118)
922 #define SPR_EAR (0x11A)
923 #define SPR_TBL (0x11C)
924 #define SPR_TBU (0x11D)
925 #define SPR_TBU40 (0x11E)
926 #define SPR_SVR (0x11E)
927 #define SPR_BOOKE_PIR (0x11E)
928 #define SPR_PVR (0x11F)
929 #define SPR_HSPRG0 (0x130)
930 #define SPR_BOOKE_DBSR (0x130)
931 #define SPR_HSPRG1 (0x131)
932 #define SPR_HDSISR (0x132)
933 #define SPR_HDAR (0x133)
934 #define SPR_BOOKE_DBCR0 (0x134)
935 #define SPR_IBCR (0x135)
936 #define SPR_PURR (0x135)
937 #define SPR_BOOKE_DBCR1 (0x135)
938 #define SPR_DBCR (0x136)
939 #define SPR_HDEC (0x136)
940 #define SPR_BOOKE_DBCR2 (0x136)
941 #define SPR_HIOR (0x137)
942 #define SPR_MBAR (0x137)
943 #define SPR_RMOR (0x138)
944 #define SPR_BOOKE_IAC1 (0x138)
945 #define SPR_HRMOR (0x139)
946 #define SPR_BOOKE_IAC2 (0x139)
947 #define SPR_HSRR0 (0x13A)
948 #define SPR_BOOKE_IAC3 (0x13A)
949 #define SPR_HSRR1 (0x13B)
950 #define SPR_BOOKE_IAC4 (0x13B)
951 #define SPR_LPCR (0x13C)
952 #define SPR_BOOKE_DAC1 (0x13C)
953 #define SPR_LPIDR (0x13D)
954 #define SPR_DABR2 (0x13D)
955 #define SPR_BOOKE_DAC2 (0x13D)
956 #define SPR_BOOKE_DVC1 (0x13E)
957 #define SPR_BOOKE_DVC2 (0x13F)
958 #define SPR_BOOKE_TSR (0x150)
959 #define SPR_BOOKE_TCR (0x154)
960 #define SPR_BOOKE_IVOR0 (0x190)
961 #define SPR_BOOKE_IVOR1 (0x191)
962 #define SPR_BOOKE_IVOR2 (0x192)
963 #define SPR_BOOKE_IVOR3 (0x193)
964 #define SPR_BOOKE_IVOR4 (0x194)
965 #define SPR_BOOKE_IVOR5 (0x195)
966 #define SPR_BOOKE_IVOR6 (0x196)
967 #define SPR_BOOKE_IVOR7 (0x197)
968 #define SPR_BOOKE_IVOR8 (0x198)
969 #define SPR_BOOKE_IVOR9 (0x199)
970 #define SPR_BOOKE_IVOR10 (0x19A)
971 #define SPR_BOOKE_IVOR11 (0x19B)
972 #define SPR_BOOKE_IVOR12 (0x19C)
973 #define SPR_BOOKE_IVOR13 (0x19D)
974 #define SPR_BOOKE_IVOR14 (0x19E)
975 #define SPR_BOOKE_IVOR15 (0x19F)
976 #define SPR_BOOKE_SPEFSCR (0x200)
977 #define SPR_Exxx_BBEAR (0x201)
978 #define SPR_Exxx_BBTAR (0x202)
979 #define SPR_Exxx_L1CFG0 (0x203)
980 #define SPR_Exxx_NPIDR (0x205)
981 #define SPR_ATBL (0x20E)
982 #define SPR_ATBU (0x20F)
983 #define SPR_IBAT0U (0x210)
984 #define SPR_BOOKE_IVOR32 (0x210)
985 #define SPR_RCPU_MI_GRA (0x210)
986 #define SPR_IBAT0L (0x211)
987 #define SPR_BOOKE_IVOR33 (0x211)
988 #define SPR_IBAT1U (0x212)
989 #define SPR_BOOKE_IVOR34 (0x212)
990 #define SPR_IBAT1L (0x213)
991 #define SPR_BOOKE_IVOR35 (0x213)
992 #define SPR_IBAT2U (0x214)
993 #define SPR_BOOKE_IVOR36 (0x214)
994 #define SPR_IBAT2L (0x215)
995 #define SPR_BOOKE_IVOR37 (0x215)
996 #define SPR_IBAT3U (0x216)
997 #define SPR_IBAT3L (0x217)
998 #define SPR_DBAT0U (0x218)
999 #define SPR_RCPU_L2U_GRA (0x218)
1000 #define SPR_DBAT0L (0x219)
1001 #define SPR_DBAT1U (0x21A)
1002 #define SPR_DBAT1L (0x21B)
1003 #define SPR_DBAT2U (0x21C)
1004 #define SPR_DBAT2L (0x21D)
1005 #define SPR_DBAT3U (0x21E)
1006 #define SPR_DBAT3L (0x21F)
1007 #define SPR_IBAT4U (0x230)
1008 #define SPR_RPCU_BBCMCR (0x230)
1009 #define SPR_MPC_IC_CST (0x230)
1010 #define SPR_Exxx_CTXCR (0x230)
1011 #define SPR_IBAT4L (0x231)
1012 #define SPR_MPC_IC_ADR (0x231)
1013 #define SPR_Exxx_DBCR3 (0x231)
1014 #define SPR_IBAT5U (0x232)
1015 #define SPR_MPC_IC_DAT (0x232)
1016 #define SPR_Exxx_DBCNT (0x232)
1017 #define SPR_IBAT5L (0x233)
1018 #define SPR_IBAT6U (0x234)
1019 #define SPR_IBAT6L (0x235)
1020 #define SPR_IBAT7U (0x236)
1021 #define SPR_IBAT7L (0x237)
1022 #define SPR_DBAT4U (0x238)
1023 #define SPR_RCPU_L2U_MCR (0x238)
1024 #define SPR_MPC_DC_CST (0x238)
1025 #define SPR_Exxx_ALTCTXCR (0x238)
1026 #define SPR_DBAT4L (0x239)
1027 #define SPR_MPC_DC_ADR (0x239)
1028 #define SPR_DBAT5U (0x23A)
1029 #define SPR_BOOKE_MCSRR0 (0x23A)
1030 #define SPR_MPC_DC_DAT (0x23A)
1031 #define SPR_DBAT5L (0x23B)
1032 #define SPR_BOOKE_MCSRR1 (0x23B)
1033 #define SPR_DBAT6U (0x23C)
1034 #define SPR_BOOKE_MCSR (0x23C)
1035 #define SPR_DBAT6L (0x23D)
1036 #define SPR_Exxx_MCAR (0x23D)
1037 #define SPR_DBAT7U (0x23E)
1038 #define SPR_BOOKE_DSRR0 (0x23E)
1039 #define SPR_DBAT7L (0x23F)
1040 #define SPR_BOOKE_DSRR1 (0x23F)
1041 #define SPR_BOOKE_SPRG8 (0x25C)
1042 #define SPR_BOOKE_SPRG9 (0x25D)
1043 #define SPR_BOOKE_MAS0 (0x270)
1044 #define SPR_BOOKE_MAS1 (0x271)
1045 #define SPR_BOOKE_MAS2 (0x272)
1046 #define SPR_BOOKE_MAS3 (0x273)
1047 #define SPR_BOOKE_MAS4 (0x274)
1048 #define SPR_BOOKE_MAS5 (0x275)
1049 #define SPR_BOOKE_MAS6 (0x276)
1050 #define SPR_BOOKE_PID1 (0x279)
1051 #define SPR_BOOKE_PID2 (0x27A)
1052 #define SPR_MPC_DPDR (0x280)
1053 #define SPR_MPC_IMMR (0x288)
1054 #define SPR_BOOKE_TLB0CFG (0x2B0)
1055 #define SPR_BOOKE_TLB1CFG (0x2B1)
1056 #define SPR_BOOKE_TLB2CFG (0x2B2)
1057 #define SPR_BOOKE_TLB3CFG (0x2B3)
1058 #define SPR_BOOKE_EPR (0x2BE)
1059 #define SPR_PERF0 (0x300)
1060 #define SPR_RCPU_MI_RBA0 (0x300)
1061 #define SPR_MPC_MI_CTR (0x300)
1062 #define SPR_PERF1 (0x301)
1063 #define SPR_RCPU_MI_RBA1 (0x301)
1064 #define SPR_PERF2 (0x302)
1065 #define SPR_RCPU_MI_RBA2 (0x302)
1066 #define SPR_MPC_MI_AP (0x302)
1067 #define SPR_PERF3 (0x303)
1068 #define SPR_620_PMC1R (0x303)
1069 #define SPR_RCPU_MI_RBA3 (0x303)
1070 #define SPR_MPC_MI_EPN (0x303)
1071 #define SPR_PERF4 (0x304)
1072 #define SPR_620_PMC2R (0x304)
1073 #define SPR_PERF5 (0x305)
1074 #define SPR_MPC_MI_TWC (0x305)
1075 #define SPR_PERF6 (0x306)
1076 #define SPR_MPC_MI_RPN (0x306)
1077 #define SPR_PERF7 (0x307)
1078 #define SPR_PERF8 (0x308)
1079 #define SPR_RCPU_L2U_RBA0 (0x308)
1080 #define SPR_MPC_MD_CTR (0x308)
1081 #define SPR_PERF9 (0x309)
1082 #define SPR_RCPU_L2U_RBA1 (0x309)
1083 #define SPR_MPC_MD_CASID (0x309)
1084 #define SPR_PERFA (0x30A)
1085 #define SPR_RCPU_L2U_RBA2 (0x30A)
1086 #define SPR_MPC_MD_AP (0x30A)
1087 #define SPR_PERFB (0x30B)
1088 #define SPR_620_MMCR0R (0x30B)
1089 #define SPR_RCPU_L2U_RBA3 (0x30B)
1090 #define SPR_MPC_MD_EPN (0x30B)
1091 #define SPR_PERFC (0x30C)
1092 #define SPR_MPC_MD_TWB (0x30C)
1093 #define SPR_PERFD (0x30D)
1094 #define SPR_MPC_MD_TWC (0x30D)
1095 #define SPR_PERFE (0x30E)
1096 #define SPR_MPC_MD_RPN (0x30E)
1097 #define SPR_PERFF (0x30F)
1098 #define SPR_MPC_MD_TW (0x30F)
1099 #define SPR_UPERF0 (0x310)
1100 #define SPR_UPERF1 (0x311)
1101 #define SPR_UPERF2 (0x312)
1102 #define SPR_UPERF3 (0x313)
1103 #define SPR_620_PMC1W (0x313)
1104 #define SPR_UPERF4 (0x314)
1105 #define SPR_620_PMC2W (0x314)
1106 #define SPR_UPERF5 (0x315)
1107 #define SPR_UPERF6 (0x316)
1108 #define SPR_UPERF7 (0x317)
1109 #define SPR_UPERF8 (0x318)
1110 #define SPR_UPERF9 (0x319)
1111 #define SPR_UPERFA (0x31A)
1112 #define SPR_UPERFB (0x31B)
1113 #define SPR_620_MMCR0W (0x31B)
1114 #define SPR_UPERFC (0x31C)
1115 #define SPR_UPERFD (0x31D)
1116 #define SPR_UPERFE (0x31E)
1117 #define SPR_UPERFF (0x31F)
1118 #define SPR_RCPU_MI_RA0 (0x320)
1119 #define SPR_MPC_MI_DBCAM (0x320)
1120 #define SPR_RCPU_MI_RA1 (0x321)
1121 #define SPR_MPC_MI_DBRAM0 (0x321)
1122 #define SPR_RCPU_MI_RA2 (0x322)
1123 #define SPR_MPC_MI_DBRAM1 (0x322)
1124 #define SPR_RCPU_MI_RA3 (0x323)
1125 #define SPR_RCPU_L2U_RA0 (0x328)
1126 #define SPR_MPC_MD_DBCAM (0x328)
1127 #define SPR_RCPU_L2U_RA1 (0x329)
1128 #define SPR_MPC_MD_DBRAM0 (0x329)
1129 #define SPR_RCPU_L2U_RA2 (0x32A)
1130 #define SPR_MPC_MD_DBRAM1 (0x32A)
1131 #define SPR_RCPU_L2U_RA3 (0x32B)
1132 #define SPR_440_INV0 (0x370)
1133 #define SPR_440_INV1 (0x371)
1134 #define SPR_440_INV2 (0x372)
1135 #define SPR_440_INV3 (0x373)
1136 #define SPR_440_ITV0 (0x374)
1137 #define SPR_440_ITV1 (0x375)
1138 #define SPR_440_ITV2 (0x376)
1139 #define SPR_440_ITV3 (0x377)
1140 #define SPR_440_CCR1 (0x378)
1141 #define SPR_DCRIPR (0x37B)
1142 #define SPR_PPR (0x380)
1143 #define SPR_750_GQR0 (0x390)
1144 #define SPR_440_DNV0 (0x390)
1145 #define SPR_750_GQR1 (0x391)
1146 #define SPR_440_DNV1 (0x391)
1147 #define SPR_750_GQR2 (0x392)
1148 #define SPR_440_DNV2 (0x392)
1149 #define SPR_750_GQR3 (0x393)
1150 #define SPR_440_DNV3 (0x393)
1151 #define SPR_750_GQR4 (0x394)
1152 #define SPR_440_DTV0 (0x394)
1153 #define SPR_750_GQR5 (0x395)
1154 #define SPR_440_DTV1 (0x395)
1155 #define SPR_750_GQR6 (0x396)
1156 #define SPR_440_DTV2 (0x396)
1157 #define SPR_750_GQR7 (0x397)
1158 #define SPR_440_DTV3 (0x397)
1159 #define SPR_750_THRM4 (0x398)
1160 #define SPR_750CL_HID2 (0x398)
1161 #define SPR_440_DVLIM (0x398)
1162 #define SPR_750_WPAR (0x399)
1163 #define SPR_440_IVLIM (0x399)
1164 #define SPR_750_DMAU (0x39A)
1165 #define SPR_750_DMAL (0x39B)
1166 #define SPR_440_RSTCFG (0x39B)
1167 #define SPR_BOOKE_DCDBTRL (0x39C)
1168 #define SPR_BOOKE_DCDBTRH (0x39D)
1169 #define SPR_BOOKE_ICDBTRL (0x39E)
1170 #define SPR_BOOKE_ICDBTRH (0x39F)
1171 #define SPR_UMMCR2 (0x3A0)
1172 #define SPR_UPMC5 (0x3A1)
1173 #define SPR_UPMC6 (0x3A2)
1174 #define SPR_UBAMR (0x3A7)
1175 #define SPR_UMMCR0 (0x3A8)
1176 #define SPR_UPMC1 (0x3A9)
1177 #define SPR_UPMC2 (0x3AA)
1178 #define SPR_USIAR (0x3AB)
1179 #define SPR_UMMCR1 (0x3AC)
1180 #define SPR_UPMC3 (0x3AD)
1181 #define SPR_UPMC4 (0x3AE)
1182 #define SPR_USDA (0x3AF)
1183 #define SPR_40x_ZPR (0x3B0)
1184 #define SPR_BOOKE_MAS7 (0x3B0)
1185 #define SPR_620_PMR0 (0x3B0)
1186 #define SPR_MMCR2 (0x3B0)
1187 #define SPR_PMC5 (0x3B1)
1188 #define SPR_40x_PID (0x3B1)
1189 #define SPR_620_PMR1 (0x3B1)
1190 #define SPR_PMC6 (0x3B2)
1191 #define SPR_440_MMUCR (0x3B2)
1192 #define SPR_620_PMR2 (0x3B2)
1193 #define SPR_4xx_CCR0 (0x3B3)
1194 #define SPR_BOOKE_EPLC (0x3B3)
1195 #define SPR_620_PMR3 (0x3B3)
1196 #define SPR_405_IAC3 (0x3B4)
1197 #define SPR_BOOKE_EPSC (0x3B4)
1198 #define SPR_620_PMR4 (0x3B4)
1199 #define SPR_405_IAC4 (0x3B5)
1200 #define SPR_620_PMR5 (0x3B5)
1201 #define SPR_405_DVC1 (0x3B6)
1202 #define SPR_620_PMR6 (0x3B6)
1203 #define SPR_405_DVC2 (0x3B7)
1204 #define SPR_620_PMR7 (0x3B7)
1205 #define SPR_BAMR (0x3B7)
1206 #define SPR_MMCR0 (0x3B8)
1207 #define SPR_620_PMR8 (0x3B8)
1208 #define SPR_PMC1 (0x3B9)
1209 #define SPR_40x_SGR (0x3B9)
1210 #define SPR_620_PMR9 (0x3B9)
1211 #define SPR_PMC2 (0x3BA)
1212 #define SPR_40x_DCWR (0x3BA)
1213 #define SPR_620_PMRA (0x3BA)
1214 #define SPR_SIAR (0x3BB)
1215 #define SPR_405_SLER (0x3BB)
1216 #define SPR_620_PMRB (0x3BB)
1217 #define SPR_MMCR1 (0x3BC)
1218 #define SPR_405_SU0R (0x3BC)
1219 #define SPR_620_PMRC (0x3BC)
1220 #define SPR_401_SKR (0x3BC)
1221 #define SPR_PMC3 (0x3BD)
1222 #define SPR_405_DBCR1 (0x3BD)
1223 #define SPR_620_PMRD (0x3BD)
1224 #define SPR_PMC4 (0x3BE)
1225 #define SPR_620_PMRE (0x3BE)
1226 #define SPR_SDA (0x3BF)
1227 #define SPR_620_PMRF (0x3BF)
1228 #define SPR_403_VTBL (0x3CC)
1229 #define SPR_403_VTBU (0x3CD)
1230 #define SPR_DMISS (0x3D0)
1231 #define SPR_DCMP (0x3D1)
1232 #define SPR_HASH1 (0x3D2)
1233 #define SPR_HASH2 (0x3D3)
1234 #define SPR_BOOKE_ICDBDR (0x3D3)
1235 #define SPR_TLBMISS (0x3D4)
1236 #define SPR_IMISS (0x3D4)
1237 #define SPR_40x_ESR (0x3D4)
1238 #define SPR_PTEHI (0x3D5)
1239 #define SPR_ICMP (0x3D5)
1240 #define SPR_40x_DEAR (0x3D5)
1241 #define SPR_PTELO (0x3D6)
1242 #define SPR_RPA (0x3D6)
1243 #define SPR_40x_EVPR (0x3D6)
1244 #define SPR_L3PM (0x3D7)
1245 #define SPR_403_CDBCR (0x3D7)
1246 #define SPR_L3ITCR0 (0x3D8)
1247 #define SPR_TCR (0x3D8)
1248 #define SPR_40x_TSR (0x3D8)
1249 #define SPR_IBR (0x3DA)
1250 #define SPR_40x_TCR (0x3DA)
1251 #define SPR_ESASRR (0x3DB)
1252 #define SPR_40x_PIT (0x3DB)
1253 #define SPR_403_TBL (0x3DC)
1254 #define SPR_403_TBU (0x3DD)
1255 #define SPR_SEBR (0x3DE)
1256 #define SPR_40x_SRR2 (0x3DE)
1257 #define SPR_SER (0x3DF)
1258 #define SPR_40x_SRR3 (0x3DF)
1259 #define SPR_L3OHCR (0x3E8)
1260 #define SPR_L3ITCR1 (0x3E9)
1261 #define SPR_L3ITCR2 (0x3EA)
1262 #define SPR_L3ITCR3 (0x3EB)
1263 #define SPR_HID0 (0x3F0)
1264 #define SPR_40x_DBSR (0x3F0)
1265 #define SPR_HID1 (0x3F1)
1266 #define SPR_IABR (0x3F2)
1267 #define SPR_40x_DBCR0 (0x3F2)
1268 #define SPR_601_HID2 (0x3F2)
1269 #define SPR_Exxx_L1CSR0 (0x3F2)
1270 #define SPR_ICTRL (0x3F3)
1271 #define SPR_HID2 (0x3F3)
1272 #define SPR_750CL_HID4 (0x3F3)
1273 #define SPR_Exxx_L1CSR1 (0x3F3)
1274 #define SPR_440_DBDR (0x3F3)
1275 #define SPR_LDSTDB (0x3F4)
1276 #define SPR_750_TDCL (0x3F4)
1277 #define SPR_40x_IAC1 (0x3F4)
1278 #define SPR_MMUCSR0 (0x3F4)
1279 #define SPR_DABR (0x3F5)
1280 #define DABR_MASK (~(target_ulong)0x7)
1281 #define SPR_Exxx_BUCSR (0x3F5)
1282 #define SPR_40x_IAC2 (0x3F5)
1283 #define SPR_601_HID5 (0x3F5)
1284 #define SPR_40x_DAC1 (0x3F6)
1285 #define SPR_MSSCR0 (0x3F6)
1286 #define SPR_970_HID5 (0x3F6)
1287 #define SPR_MSSSR0 (0x3F7)
1288 #define SPR_MSSCR1 (0x3F7)
1289 #define SPR_DABRX (0x3F7)
1290 #define SPR_40x_DAC2 (0x3F7)
1291 #define SPR_MMUCFG (0x3F7)
1292 #define SPR_LDSTCR (0x3F8)
1293 #define SPR_L2PMCR (0x3F8)
1294 #define SPR_750FX_HID2 (0x3F8)
1295 #define SPR_620_BUSCSR (0x3F8)
1296 #define SPR_Exxx_L1FINV0 (0x3F8)
1297 #define SPR_L2CR (0x3F9)
1298 #define SPR_620_L2CR (0x3F9)
1299 #define SPR_L3CR (0x3FA)
1300 #define SPR_750_TDCH (0x3FA)
1301 #define SPR_IABR2 (0x3FA)
1302 #define SPR_40x_DCCR (0x3FA)
1303 #define SPR_620_L2SR (0x3FA)
1304 #define SPR_ICTC (0x3FB)
1305 #define SPR_40x_ICCR (0x3FB)
1306 #define SPR_THRM1 (0x3FC)
1307 #define SPR_403_PBL1 (0x3FC)
1308 #define SPR_SP (0x3FD)
1309 #define SPR_THRM2 (0x3FD)
1310 #define SPR_403_PBU1 (0x3FD)
1311 #define SPR_604_HID13 (0x3FD)
1312 #define SPR_LT (0x3FE)
1313 #define SPR_THRM3 (0x3FE)
1314 #define SPR_RCPU_FPECR (0x3FE)
1315 #define SPR_403_PBL2 (0x3FE)
1316 #define SPR_PIR (0x3FF)
1317 #define SPR_403_PBU2 (0x3FF)
1318 #define SPR_601_HID15 (0x3FF)
1319 #define SPR_604_HID15 (0x3FF)
1320 #define SPR_E500_SVR (0x3FF)
1321
1322 /*****************************************************************************/
1323 /* Memory access type :
1324 * may be needed for precise access rights control and precise exceptions.
1325 */
1326 enum {
1327 /* 1 bit to define user level / supervisor access */
1328 ACCESS_USER = 0x00,
1329 ACCESS_SUPER = 0x01,
1330 /* Type of instruction that generated the access */
1331 ACCESS_CODE = 0x10, /* Code fetch access */
1332 ACCESS_INT = 0x20, /* Integer load/store access */
1333 ACCESS_FLOAT = 0x30, /* floating point load/store access */
1334 ACCESS_RES = 0x40, /* load/store with reservation */
1335 ACCESS_EXT = 0x50, /* external access */
1336 ACCESS_CACHE = 0x60, /* Cache manipulation */
1337 };
1338
1339 /* Hardware interruption sources:
1340 * all those exception can be raised simulteaneously
1341 */
1342 /* Input pins definitions */
1343 enum {
1344 /* 6xx bus input pins */
1345 PPC6xx_INPUT_HRESET = 0,
1346 PPC6xx_INPUT_SRESET = 1,
1347 PPC6xx_INPUT_CKSTP_IN = 2,
1348 PPC6xx_INPUT_MCP = 3,
1349 PPC6xx_INPUT_SMI = 4,
1350 PPC6xx_INPUT_INT = 5,
1351 PPC6xx_INPUT_TBEN = 6,
1352 PPC6xx_INPUT_WAKEUP = 7,
1353 PPC6xx_INPUT_NB,
1354 };
1355
1356 enum {
1357 /* Embedded PowerPC input pins */
1358 PPCBookE_INPUT_HRESET = 0,
1359 PPCBookE_INPUT_SRESET = 1,
1360 PPCBookE_INPUT_CKSTP_IN = 2,
1361 PPCBookE_INPUT_MCP = 3,
1362 PPCBookE_INPUT_SMI = 4,
1363 PPCBookE_INPUT_INT = 5,
1364 PPCBookE_INPUT_CINT = 6,
1365 PPCBookE_INPUT_NB,
1366 };
1367
1368 enum {
1369 /* PowerPC E500 input pins */
1370 PPCE500_INPUT_RESET_CORE = 0,
1371 PPCE500_INPUT_MCK = 1,
1372 PPCE500_INPUT_CINT = 3,
1373 PPCE500_INPUT_INT = 4,
1374 PPCE500_INPUT_DEBUG = 6,
1375 PPCE500_INPUT_NB,
1376 };
1377
1378 enum {
1379 /* PowerPC 40x input pins */
1380 PPC40x_INPUT_RESET_CORE = 0,
1381 PPC40x_INPUT_RESET_CHIP = 1,
1382 PPC40x_INPUT_RESET_SYS = 2,
1383 PPC40x_INPUT_CINT = 3,
1384 PPC40x_INPUT_INT = 4,
1385 PPC40x_INPUT_HALT = 5,
1386 PPC40x_INPUT_DEBUG = 6,
1387 PPC40x_INPUT_NB,
1388 };
1389
1390 enum {
1391 /* RCPU input pins */
1392 PPCRCPU_INPUT_PORESET = 0,
1393 PPCRCPU_INPUT_HRESET = 1,
1394 PPCRCPU_INPUT_SRESET = 2,
1395 PPCRCPU_INPUT_IRQ0 = 3,
1396 PPCRCPU_INPUT_IRQ1 = 4,
1397 PPCRCPU_INPUT_IRQ2 = 5,
1398 PPCRCPU_INPUT_IRQ3 = 6,
1399 PPCRCPU_INPUT_IRQ4 = 7,
1400 PPCRCPU_INPUT_IRQ5 = 8,
1401 PPCRCPU_INPUT_IRQ6 = 9,
1402 PPCRCPU_INPUT_IRQ7 = 10,
1403 PPCRCPU_INPUT_NB,
1404 };
1405
1406 #if defined(TARGET_PPC64)
1407 enum {
1408 /* PowerPC 970 input pins */
1409 PPC970_INPUT_HRESET = 0,
1410 PPC970_INPUT_SRESET = 1,
1411 PPC970_INPUT_CKSTP = 2,
1412 PPC970_INPUT_TBEN = 3,
1413 PPC970_INPUT_MCP = 4,
1414 PPC970_INPUT_INT = 5,
1415 PPC970_INPUT_THINT = 6,
1416 PPC970_INPUT_NB,
1417 };
1418 #endif
1419
1420 /* Hardware exceptions definitions */
1421 enum {
1422 /* External hardware exception sources */
1423 PPC_INTERRUPT_RESET = 0, /* Reset exception */
1424 PPC_INTERRUPT_WAKEUP, /* Wakeup exception */
1425 PPC_INTERRUPT_MCK, /* Machine check exception */
1426 PPC_INTERRUPT_EXT, /* External interrupt */
1427 PPC_INTERRUPT_SMI, /* System management interrupt */
1428 PPC_INTERRUPT_CEXT, /* Critical external interrupt */
1429 PPC_INTERRUPT_DEBUG, /* External debug exception */
1430 PPC_INTERRUPT_THERM, /* Thermal exception */
1431 /* Internal hardware exception sources */
1432 PPC_INTERRUPT_DECR, /* Decrementer exception */
1433 PPC_INTERRUPT_HDECR, /* Hypervisor decrementer exception */
1434 PPC_INTERRUPT_PIT, /* Programmable inteval timer interrupt */
1435 PPC_INTERRUPT_FIT, /* Fixed interval timer interrupt */
1436 PPC_INTERRUPT_WDT, /* Watchdog timer interrupt */
1437 PPC_INTERRUPT_CDOORBELL, /* Critical doorbell interrupt */
1438 PPC_INTERRUPT_DOORBELL, /* Doorbell interrupt */
1439 PPC_INTERRUPT_PERFM, /* Performance monitor interrupt */
1440 };
1441
1442 /*****************************************************************************/
1443
1444 static inline void cpu_pc_from_tb(CPUState *env, TranslationBlock *tb)
1445 {
1446 env->nip = tb->pc;
1447 }
1448
1449 static inline void cpu_get_tb_cpu_state(CPUState *env, target_ulong *pc,
1450 target_ulong *cs_base, int *flags)
1451 {
1452 *pc = env->nip;
1453 *cs_base = 0;
1454 *flags = env->hflags;
1455 }
1456
1457 #endif /* !defined (__CPU_PPC_H__) */
QEmu