target/riscv: Backup/restore mstatus.SD bit when virtual register swapped
[qemu.git] / tests / qemu-iotests / 139.out
blobdae404e27863c06aad317476b6160ec79284b337
1 .........
2 ----------------------------------------------------------------------
3 Ran 9 tests
5 OK