?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
i386: Reorganize and document CPUID initialization steps
[qemu.git] / target / i386 / cpu.c
blobb614887a61b56c52b427a7e1f6dd3cee6615c00f
1 /*
2 * i386 CPUID helper functions
3 *
4 * Copyright (c) 2003 Fabrice Bellard
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
18 */
19 #include "qemu/osdep.h"
20 #include "qemu/cutils.h"
21
22 #include "cpu.h"
23 #include "exec/exec-all.h"
24 #include "sysemu/kvm.h"
25 #include "sysemu/cpus.h"
26 #include "kvm_i386.h"
27
28 #include "qemu/error-report.h"
29 #include "qemu/option.h"
30 #include "qemu/config-file.h"
31 #include "qapi/qmp/qerror.h"
32
33 #include "qapi-types.h"
34 #include "qapi-visit.h"
35 #include "qapi/visitor.h"
36 #include "sysemu/arch_init.h"
37
38 #if defined(CONFIG_KVM)
39 #include <linux/kvm_para.h>
40 #endif
41
42 #include "sysemu/sysemu.h"
43 #include "hw/qdev-properties.h"
44 #include "hw/i386/topology.h"
45 #ifndef CONFIG_USER_ONLY
46 #include "exec/address-spaces.h"
47 #include "hw/hw.h"
48 #include "hw/xen/xen.h"
49 #include "hw/i386/apic_internal.h"
50 #endif
51
52
53 /* Cache topology CPUID constants: */
54
55 /* CPUID Leaf 2 Descriptors */
56
57 #define CPUID_2_L1D_32KB_8WAY_64B 0x2c
58 #define CPUID_2_L1I_32KB_8WAY_64B 0x30
59 #define CPUID_2_L2_2MB_8WAY_64B 0x7d
60 #define CPUID_2_L3_16MB_16WAY_64B 0x4d
61
62
63 /* CPUID Leaf 4 constants: */
64
65 /* EAX: */
66 #define CPUID_4_TYPE_DCACHE 1
67 #define CPUID_4_TYPE_ICACHE 2
68 #define CPUID_4_TYPE_UNIFIED 3
69
70 #define CPUID_4_LEVEL(l) ((l) << 5)
71
72 #define CPUID_4_SELF_INIT_LEVEL (1 << 8)
73 #define CPUID_4_FULLY_ASSOC (1 << 9)
74
75 /* EDX: */
76 #define CPUID_4_NO_INVD_SHARING (1 << 0)
77 #define CPUID_4_INCLUSIVE (1 << 1)
78 #define CPUID_4_COMPLEX_IDX (1 << 2)
79
80 #define ASSOC_FULL 0xFF
81
82 /* AMD associativity encoding used on CPUID Leaf 0x80000006: */
83 #define AMD_ENC_ASSOC(a) (a <= 1 ? a : \
84 a == 2 ? 0x2 : \
85 a == 4 ? 0x4 : \
86 a == 8 ? 0x6 : \
87 a == 16 ? 0x8 : \
88 a == 32 ? 0xA : \
89 a == 48 ? 0xB : \
90 a == 64 ? 0xC : \
91 a == 96 ? 0xD : \
92 a == 128 ? 0xE : \
93 a == ASSOC_FULL ? 0xF : \
94 0 /* invalid value */)
95
96
97 /* Definitions of the hardcoded cache entries we expose: */
98
99 /* L1 data cache: */
100 #define L1D_LINE_SIZE 64
101 #define L1D_ASSOCIATIVITY 8
102 #define L1D_SETS 64
103 #define L1D_PARTITIONS 1
104 /* Size = LINE_SIZE*ASSOCIATIVITY*SETS*PARTITIONS = 32KiB */
105 #define L1D_DESCRIPTOR CPUID_2_L1D_32KB_8WAY_64B
106 /*FIXME: CPUID leaf 0x80000005 is inconsistent with leaves 2 & 4 */
107 #define L1D_LINES_PER_TAG 1
108 #define L1D_SIZE_KB_AMD 64
109 #define L1D_ASSOCIATIVITY_AMD 2
110
111 /* L1 instruction cache: */
112 #define L1I_LINE_SIZE 64
113 #define L1I_ASSOCIATIVITY 8
114 #define L1I_SETS 64
115 #define L1I_PARTITIONS 1
116 /* Size = LINE_SIZE*ASSOCIATIVITY*SETS*PARTITIONS = 32KiB */
117 #define L1I_DESCRIPTOR CPUID_2_L1I_32KB_8WAY_64B
118 /*FIXME: CPUID leaf 0x80000005 is inconsistent with leaves 2 & 4 */
119 #define L1I_LINES_PER_TAG 1
120 #define L1I_SIZE_KB_AMD 64
121 #define L1I_ASSOCIATIVITY_AMD 2
122
123 /* Level 2 unified cache: */
124 #define L2_LINE_SIZE 64
125 #define L2_ASSOCIATIVITY 16
126 #define L2_SETS 4096
127 #define L2_PARTITIONS 1
128 /* Size = LINE_SIZE*ASSOCIATIVITY*SETS*PARTITIONS = 4MiB */
129 /*FIXME: CPUID leaf 2 descriptor is inconsistent with CPUID leaf 4 */
130 #define L2_DESCRIPTOR CPUID_2_L2_2MB_8WAY_64B
131 /*FIXME: CPUID leaf 0x80000006 is inconsistent with leaves 2 & 4 */
132 #define L2_LINES_PER_TAG 1
133 #define L2_SIZE_KB_AMD 512
134
135 /* Level 3 unified cache: */
136 #define L3_SIZE_KB 0 /* disabled */
137 #define L3_ASSOCIATIVITY 0 /* disabled */
138 #define L3_LINES_PER_TAG 0 /* disabled */
139 #define L3_LINE_SIZE 0 /* disabled */
140 #define L3_N_LINE_SIZE 64
141 #define L3_N_ASSOCIATIVITY 16
142 #define L3_N_SETS 16384
143 #define L3_N_PARTITIONS 1
144 #define L3_N_DESCRIPTOR CPUID_2_L3_16MB_16WAY_64B
145 #define L3_N_LINES_PER_TAG 1
146 #define L3_N_SIZE_KB_AMD 16384
147
148 /* TLB definitions: */
149
150 #define L1_DTLB_2M_ASSOC 1
151 #define L1_DTLB_2M_ENTRIES 255
152 #define L1_DTLB_4K_ASSOC 1
153 #define L1_DTLB_4K_ENTRIES 255
154
155 #define L1_ITLB_2M_ASSOC 1
156 #define L1_ITLB_2M_ENTRIES 255
157 #define L1_ITLB_4K_ASSOC 1
158 #define L1_ITLB_4K_ENTRIES 255
159
160 #define L2_DTLB_2M_ASSOC 0 /* disabled */
161 #define L2_DTLB_2M_ENTRIES 0 /* disabled */
162 #define L2_DTLB_4K_ASSOC 4
163 #define L2_DTLB_4K_ENTRIES 512
164
165 #define L2_ITLB_2M_ASSOC 0 /* disabled */
166 #define L2_ITLB_2M_ENTRIES 0 /* disabled */
167 #define L2_ITLB_4K_ASSOC 4
168 #define L2_ITLB_4K_ENTRIES 512
169
170
171
172 static void x86_cpu_vendor_words2str(char *dst, uint32_t vendor1,
173 uint32_t vendor2, uint32_t vendor3)
174 {
175 int i;
176 for (i = 0; i < 4; i++) {
177 dst[i] = vendor1 >> (8 * i);
178 dst[i + 4] = vendor2 >> (8 * i);
179 dst[i + 8] = vendor3 >> (8 * i);
180 }
181 dst[CPUID_VENDOR_SZ] = '\0';
182 }
183
184 #define I486_FEATURES (CPUID_FP87 | CPUID_VME | CPUID_PSE)
185 #define PENTIUM_FEATURES (I486_FEATURES | CPUID_DE | CPUID_TSC | \
186 CPUID_MSR | CPUID_MCE | CPUID_CX8 | CPUID_MMX | CPUID_APIC)
187 #define PENTIUM2_FEATURES (PENTIUM_FEATURES | CPUID_PAE | CPUID_SEP | \
188 CPUID_MTRR | CPUID_PGE | CPUID_MCA | CPUID_CMOV | CPUID_PAT | \
189 CPUID_PSE36 | CPUID_FXSR)
190 #define PENTIUM3_FEATURES (PENTIUM2_FEATURES | CPUID_SSE)
191 #define PPRO_FEATURES (CPUID_FP87 | CPUID_DE | CPUID_PSE | CPUID_TSC | \
192 CPUID_MSR | CPUID_MCE | CPUID_CX8 | CPUID_PGE | CPUID_CMOV | \
193 CPUID_PAT | CPUID_FXSR | CPUID_MMX | CPUID_SSE | CPUID_SSE2 | \
194 CPUID_PAE | CPUID_SEP | CPUID_APIC)
195
196 #define TCG_FEATURES (CPUID_FP87 | CPUID_PSE | CPUID_TSC | CPUID_MSR | \
197 CPUID_PAE | CPUID_MCE | CPUID_CX8 | CPUID_APIC | CPUID_SEP | \
198 CPUID_MTRR | CPUID_PGE | CPUID_MCA | CPUID_CMOV | CPUID_PAT | \
199 CPUID_PSE36 | CPUID_CLFLUSH | CPUID_ACPI | CPUID_MMX | \
200 CPUID_FXSR | CPUID_SSE | CPUID_SSE2 | CPUID_SS | CPUID_DE)
201 /* partly implemented:
202 CPUID_MTRR, CPUID_MCA, CPUID_CLFLUSH (needed for Win64) */
203 /* missing:
204 CPUID_VME, CPUID_DTS, CPUID_SS, CPUID_HT, CPUID_TM, CPUID_PBE */
205 #define TCG_EXT_FEATURES (CPUID_EXT_SSE3 | CPUID_EXT_PCLMULQDQ | \
206 CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 | CPUID_EXT_CX16 | \
207 CPUID_EXT_SSE41 | CPUID_EXT_SSE42 | CPUID_EXT_POPCNT | \
208 CPUID_EXT_XSAVE | /* CPUID_EXT_OSXSAVE is dynamic */ \
209 CPUID_EXT_MOVBE | CPUID_EXT_AES | CPUID_EXT_HYPERVISOR)
210 /* missing:
211 CPUID_EXT_DTES64, CPUID_EXT_DSCPL, CPUID_EXT_VMX, CPUID_EXT_SMX,
212 CPUID_EXT_EST, CPUID_EXT_TM2, CPUID_EXT_CID, CPUID_EXT_FMA,
213 CPUID_EXT_XTPR, CPUID_EXT_PDCM, CPUID_EXT_PCID, CPUID_EXT_DCA,
214 CPUID_EXT_X2APIC, CPUID_EXT_TSC_DEADLINE_TIMER, CPUID_EXT_AVX,
215 CPUID_EXT_F16C, CPUID_EXT_RDRAND */
216
217 #ifdef TARGET_X86_64
218 #define TCG_EXT2_X86_64_FEATURES (CPUID_EXT2_SYSCALL | CPUID_EXT2_LM)
219 #else
220 #define TCG_EXT2_X86_64_FEATURES 0
221 #endif
222
223 #define TCG_EXT2_FEATURES ((TCG_FEATURES & CPUID_EXT2_AMD_ALIASES) | \
224 CPUID_EXT2_NX | CPUID_EXT2_MMXEXT | CPUID_EXT2_RDTSCP | \
225 CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT | CPUID_EXT2_PDPE1GB | \
226 TCG_EXT2_X86_64_FEATURES)
227 #define TCG_EXT3_FEATURES (CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM | \
228 CPUID_EXT3_CR8LEG | CPUID_EXT3_ABM | CPUID_EXT3_SSE4A)
229 #define TCG_EXT4_FEATURES 0
230 #define TCG_SVM_FEATURES 0
231 #define TCG_KVM_FEATURES 0
232 #define TCG_7_0_EBX_FEATURES (CPUID_7_0_EBX_SMEP | CPUID_7_0_EBX_SMAP | \
233 CPUID_7_0_EBX_BMI1 | CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ADX | \
234 CPUID_7_0_EBX_PCOMMIT | CPUID_7_0_EBX_CLFLUSHOPT | \
235 CPUID_7_0_EBX_CLWB | CPUID_7_0_EBX_MPX | CPUID_7_0_EBX_FSGSBASE | \
236 CPUID_7_0_EBX_ERMS)
237 /* missing:
238 CPUID_7_0_EBX_HLE, CPUID_7_0_EBX_AVX2,
239 CPUID_7_0_EBX_INVPCID, CPUID_7_0_EBX_RTM,
240 CPUID_7_0_EBX_RDSEED */
241 #define TCG_7_0_ECX_FEATURES (CPUID_7_0_ECX_PKU | CPUID_7_0_ECX_OSPKE | \
242 CPUID_7_0_ECX_LA57)
243 #define TCG_7_0_EDX_FEATURES 0
244 #define TCG_APM_FEATURES 0
245 #define TCG_6_EAX_FEATURES CPUID_6_EAX_ARAT
246 #define TCG_XSAVE_FEATURES (CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XGETBV1)
247 /* missing:
248 CPUID_XSAVE_XSAVEC, CPUID_XSAVE_XSAVES */
249
250 typedef struct FeatureWordInfo {
251 /* feature flags names are taken from "Intel Processor Identification and
252 * the CPUID Instruction" and AMD's "CPUID Specification".
253 * In cases of disagreement between feature naming conventions,
254 * aliases may be added.
255 */
256 const char *feat_names[32];
257 uint32_t cpuid_eax; /* Input EAX for CPUID */
258 bool cpuid_needs_ecx; /* CPUID instruction uses ECX as input */
259 uint32_t cpuid_ecx; /* Input ECX value for CPUID */
260 int cpuid_reg; /* output register (R_* constant) */
261 uint32_t tcg_features; /* Feature flags supported by TCG */
262 uint32_t unmigratable_flags; /* Feature flags known to be unmigratable */
263 uint32_t migratable_flags; /* Feature flags known to be migratable */
264 } FeatureWordInfo;
265
266 static FeatureWordInfo feature_word_info[FEATURE_WORDS] = {
267 [FEAT_1_EDX] = {
268 .feat_names = {
269 "fpu", "vme", "de", "pse",
270 "tsc", "msr", "pae", "mce",
271 "cx8", "apic", NULL, "sep",
272 "mtrr", "pge", "mca", "cmov",
273 "pat", "pse36", "pn" /* Intel psn */, "clflush" /* Intel clfsh */,
274 NULL, "ds" /* Intel dts */, "acpi", "mmx",
275 "fxsr", "sse", "sse2", "ss",
276 "ht" /* Intel htt */, "tm", "ia64", "pbe",
277 },
278 .cpuid_eax = 1, .cpuid_reg = R_EDX,
279 .tcg_features = TCG_FEATURES,
280 },
281 [FEAT_1_ECX] = {
282 .feat_names = {
283 "pni" /* Intel,AMD sse3 */, "pclmulqdq", "dtes64", "monitor",
284 "ds-cpl", "vmx", "smx", "est",
285 "tm2", "ssse3", "cid", NULL,
286 "fma", "cx16", "xtpr", "pdcm",
287 NULL, "pcid", "dca", "sse4.1",
288 "sse4.2", "x2apic", "movbe", "popcnt",
289 "tsc-deadline", "aes", "xsave", "osxsave",
290 "avx", "f16c", "rdrand", "hypervisor",
291 },
292 .cpuid_eax = 1, .cpuid_reg = R_ECX,
293 .tcg_features = TCG_EXT_FEATURES,
294 },
295 /* Feature names that are already defined on feature_name[] but
296 * are set on CPUID[8000_0001].EDX on AMD CPUs don't have their
297 * names on feat_names below. They are copied automatically
298 * to features[FEAT_8000_0001_EDX] if and only if CPU vendor is AMD.
299 */
300 [FEAT_8000_0001_EDX] = {
301 .feat_names = {
302 NULL /* fpu */, NULL /* vme */, NULL /* de */, NULL /* pse */,
303 NULL /* tsc */, NULL /* msr */, NULL /* pae */, NULL /* mce */,
304 NULL /* cx8 */, NULL /* apic */, NULL, "syscall",
305 NULL /* mtrr */, NULL /* pge */, NULL /* mca */, NULL /* cmov */,
306 NULL /* pat */, NULL /* pse36 */, NULL, NULL /* Linux mp */,
307 "nx", NULL, "mmxext", NULL /* mmx */,
308 NULL /* fxsr */, "fxsr-opt", "pdpe1gb", "rdtscp",
309 NULL, "lm", "3dnowext", "3dnow",
310 },
311 .cpuid_eax = 0x80000001, .cpuid_reg = R_EDX,
312 .tcg_features = TCG_EXT2_FEATURES,
313 },
314 [FEAT_8000_0001_ECX] = {
315 .feat_names = {
316 "lahf-lm", "cmp-legacy", "svm", "extapic",
317 "cr8legacy", "abm", "sse4a", "misalignsse",
318 "3dnowprefetch", "osvw", "ibs", "xop",
319 "skinit", "wdt", NULL, "lwp",
320 "fma4", "tce", NULL, "nodeid-msr",
321 NULL, "tbm", "topoext", "perfctr-core",
322 "perfctr-nb", NULL, NULL, NULL,
323 NULL, NULL, NULL, NULL,
324 },
325 .cpuid_eax = 0x80000001, .cpuid_reg = R_ECX,
326 .tcg_features = TCG_EXT3_FEATURES,
327 },
328 [FEAT_C000_0001_EDX] = {
329 .feat_names = {
330 NULL, NULL, "xstore", "xstore-en",
331 NULL, NULL, "xcrypt", "xcrypt-en",
332 "ace2", "ace2-en", "phe", "phe-en",
333 "pmm", "pmm-en", NULL, NULL,
334 NULL, NULL, NULL, NULL,
335 NULL, NULL, NULL, NULL,
336 NULL, NULL, NULL, NULL,
337 NULL, NULL, NULL, NULL,
338 },
339 .cpuid_eax = 0xC0000001, .cpuid_reg = R_EDX,
340 .tcg_features = TCG_EXT4_FEATURES,
341 },
342 [FEAT_KVM] = {
343 .feat_names = {
344 "kvmclock", "kvm-nopiodelay", "kvm-mmu", "kvmclock",
345 "kvm-asyncpf", "kvm-steal-time", "kvm-pv-eoi", "kvm-pv-unhalt",
346 NULL, NULL, NULL, NULL,
347 NULL, NULL, NULL, NULL,
348 NULL, NULL, NULL, NULL,
349 NULL, NULL, NULL, NULL,
350 "kvmclock-stable-bit", NULL, NULL, NULL,
351 NULL, NULL, NULL, NULL,
352 },
353 .cpuid_eax = KVM_CPUID_FEATURES, .cpuid_reg = R_EAX,
354 .tcg_features = TCG_KVM_FEATURES,
355 },
356 [FEAT_HYPERV_EAX] = {
357 .feat_names = {
358 NULL /* hv_msr_vp_runtime_access */, NULL /* hv_msr_time_refcount_access */,
359 NULL /* hv_msr_synic_access */, NULL /* hv_msr_stimer_access */,
360 NULL /* hv_msr_apic_access */, NULL /* hv_msr_hypercall_access */,
361 NULL /* hv_vpindex_access */, NULL /* hv_msr_reset_access */,
362 NULL /* hv_msr_stats_access */, NULL /* hv_reftsc_access */,
363 NULL /* hv_msr_idle_access */, NULL /* hv_msr_frequency_access */,
364 NULL, NULL, NULL, NULL,
365 NULL, NULL, NULL, NULL,
366 NULL, NULL, NULL, NULL,
367 NULL, NULL, NULL, NULL,
368 NULL, NULL, NULL, NULL,
369 },
370 .cpuid_eax = 0x40000003, .cpuid_reg = R_EAX,
371 },
372 [FEAT_HYPERV_EBX] = {
373 .feat_names = {
374 NULL /* hv_create_partitions */, NULL /* hv_access_partition_id */,
375 NULL /* hv_access_memory_pool */, NULL /* hv_adjust_message_buffers */,
376 NULL /* hv_post_messages */, NULL /* hv_signal_events */,
377 NULL /* hv_create_port */, NULL /* hv_connect_port */,
378 NULL /* hv_access_stats */, NULL, NULL, NULL /* hv_debugging */,
379 NULL /* hv_cpu_power_management */, NULL /* hv_configure_profiler */,
380 NULL, NULL,
381 NULL, NULL, NULL, NULL,
382 NULL, NULL, NULL, NULL,
383 NULL, NULL, NULL, NULL,
384 NULL, NULL, NULL, NULL,
385 },
386 .cpuid_eax = 0x40000003, .cpuid_reg = R_EBX,
387 },
388 [FEAT_HYPERV_EDX] = {
389 .feat_names = {
390 NULL /* hv_mwait */, NULL /* hv_guest_debugging */,
391 NULL /* hv_perf_monitor */, NULL /* hv_cpu_dynamic_part */,
392 NULL /* hv_hypercall_params_xmm */, NULL /* hv_guest_idle_state */,
393 NULL, NULL,
394 NULL, NULL, NULL /* hv_guest_crash_msr */, NULL,
395 NULL, NULL, NULL, NULL,
396 NULL, NULL, NULL, NULL,
397 NULL, NULL, NULL, NULL,
398 NULL, NULL, NULL, NULL,
399 NULL, NULL, NULL, NULL,
400 },
401 .cpuid_eax = 0x40000003, .cpuid_reg = R_EDX,
402 },
403 [FEAT_SVM] = {
404 .feat_names = {
405 "npt", "lbrv", "svm-lock", "nrip-save",
406 "tsc-scale", "vmcb-clean", "flushbyasid", "decodeassists",
407 NULL, NULL, "pause-filter", NULL,
408 "pfthreshold", NULL, NULL, NULL,
409 NULL, NULL, NULL, NULL,
410 NULL, NULL, NULL, NULL,
411 NULL, NULL, NULL, NULL,
412 NULL, NULL, NULL, NULL,
413 },
414 .cpuid_eax = 0x8000000A, .cpuid_reg = R_EDX,
415 .tcg_features = TCG_SVM_FEATURES,
416 },
417 [FEAT_7_0_EBX] = {
418 .feat_names = {
419 "fsgsbase", "tsc-adjust", NULL, "bmi1",
420 "hle", "avx2", NULL, "smep",
421 "bmi2", "erms", "invpcid", "rtm",
422 NULL, NULL, "mpx", NULL,
423 "avx512f", "avx512dq", "rdseed", "adx",
424 "smap", "avx512ifma", "pcommit", "clflushopt",
425 "clwb", NULL, "avx512pf", "avx512er",
426 "avx512cd", "sha-ni", "avx512bw", "avx512vl",
427 },
428 .cpuid_eax = 7,
429 .cpuid_needs_ecx = true, .cpuid_ecx = 0,
430 .cpuid_reg = R_EBX,
431 .tcg_features = TCG_7_0_EBX_FEATURES,
432 },
433 [FEAT_7_0_ECX] = {
434 .feat_names = {
435 NULL, "avx512vbmi", "umip", "pku",
436 "ospke", NULL, NULL, NULL,
437 NULL, NULL, NULL, NULL,
438 NULL, NULL, "avx512-vpopcntdq", NULL,
439 "la57", NULL, NULL, NULL,
440 NULL, NULL, "rdpid", NULL,
441 NULL, NULL, NULL, NULL,
442 NULL, NULL, NULL, NULL,
443 },
444 .cpuid_eax = 7,
445 .cpuid_needs_ecx = true, .cpuid_ecx = 0,
446 .cpuid_reg = R_ECX,
447 .tcg_features = TCG_7_0_ECX_FEATURES,
448 },
449 [FEAT_7_0_EDX] = {
450 .feat_names = {
451 NULL, NULL, "avx512-4vnniw", "avx512-4fmaps",
452 NULL, NULL, NULL, NULL,
453 NULL, NULL, NULL, NULL,
454 NULL, NULL, NULL, NULL,
455 NULL, NULL, NULL, NULL,
456 NULL, NULL, NULL, NULL,
457 NULL, NULL, NULL, NULL,
458 NULL, NULL, NULL, NULL,
459 },
460 .cpuid_eax = 7,
461 .cpuid_needs_ecx = true, .cpuid_ecx = 0,
462 .cpuid_reg = R_EDX,
463 .tcg_features = TCG_7_0_EDX_FEATURES,
464 },
465 [FEAT_8000_0007_EDX] = {
466 .feat_names = {
467 NULL, NULL, NULL, NULL,
468 NULL, NULL, NULL, NULL,
469 "invtsc", NULL, NULL, NULL,
470 NULL, NULL, NULL, NULL,
471 NULL, NULL, NULL, NULL,
472 NULL, NULL, NULL, NULL,
473 NULL, NULL, NULL, NULL,
474 NULL, NULL, NULL, NULL,
475 },
476 .cpuid_eax = 0x80000007,
477 .cpuid_reg = R_EDX,
478 .tcg_features = TCG_APM_FEATURES,
479 .unmigratable_flags = CPUID_APM_INVTSC,
480 },
481 [FEAT_XSAVE] = {
482 .feat_names = {
483 "xsaveopt", "xsavec", "xgetbv1", "xsaves",
484 NULL, NULL, NULL, NULL,
485 NULL, NULL, NULL, NULL,
486 NULL, NULL, NULL, NULL,
487 NULL, NULL, NULL, NULL,
488 NULL, NULL, NULL, NULL,
489 NULL, NULL, NULL, NULL,
490 NULL, NULL, NULL, NULL,
491 },
492 .cpuid_eax = 0xd,
493 .cpuid_needs_ecx = true, .cpuid_ecx = 1,
494 .cpuid_reg = R_EAX,
495 .tcg_features = TCG_XSAVE_FEATURES,
496 },
497 [FEAT_6_EAX] = {
498 .feat_names = {
499 NULL, NULL, "arat", NULL,
500 NULL, NULL, NULL, NULL,
501 NULL, NULL, NULL, NULL,
502 NULL, NULL, NULL, NULL,
503 NULL, NULL, NULL, NULL,
504 NULL, NULL, NULL, NULL,
505 NULL, NULL, NULL, NULL,
506 NULL, NULL, NULL, NULL,
507 },
508 .cpuid_eax = 6, .cpuid_reg = R_EAX,
509 .tcg_features = TCG_6_EAX_FEATURES,
510 },
511 [FEAT_XSAVE_COMP_LO] = {
512 .cpuid_eax = 0xD,
513 .cpuid_needs_ecx = true, .cpuid_ecx = 0,
514 .cpuid_reg = R_EAX,
515 .tcg_features = ~0U,
516 .migratable_flags = XSTATE_FP_MASK | XSTATE_SSE_MASK |
517 XSTATE_YMM_MASK | XSTATE_BNDREGS_MASK | XSTATE_BNDCSR_MASK |
518 XSTATE_OPMASK_MASK | XSTATE_ZMM_Hi256_MASK | XSTATE_Hi16_ZMM_MASK |
519 XSTATE_PKRU_MASK,
520 },
521 [FEAT_XSAVE_COMP_HI] = {
522 .cpuid_eax = 0xD,
523 .cpuid_needs_ecx = true, .cpuid_ecx = 0,
524 .cpuid_reg = R_EDX,
525 .tcg_features = ~0U,
526 },
527 };
528
529 typedef struct X86RegisterInfo32 {
530 /* Name of register */
531 const char *name;
532 /* QAPI enum value register */
533 X86CPURegister32 qapi_enum;
534 } X86RegisterInfo32;
535
536 #define REGISTER(reg) \
537 [R_##reg] = { .name = #reg, .qapi_enum = X86_CPU_REGISTER32_##reg }
538 static const X86RegisterInfo32 x86_reg_info_32[CPU_NB_REGS32] = {
539 REGISTER(EAX),
540 REGISTER(ECX),
541 REGISTER(EDX),
542 REGISTER(EBX),
543 REGISTER(ESP),
544 REGISTER(EBP),
545 REGISTER(ESI),
546 REGISTER(EDI),
547 };
548 #undef REGISTER
549
550 typedef struct ExtSaveArea {
551 uint32_t feature, bits;
552 uint32_t offset, size;
553 } ExtSaveArea;
554
555 static const ExtSaveArea x86_ext_save_areas[] = {
556 [XSTATE_FP_BIT] = {
557 /* x87 FP state component is always enabled if XSAVE is supported */
558 .feature = FEAT_1_ECX, .bits = CPUID_EXT_XSAVE,
559 /* x87 state is in the legacy region of the XSAVE area */
560 .offset = 0,
561 .size = sizeof(X86LegacyXSaveArea) + sizeof(X86XSaveHeader),
562 },
563 [XSTATE_SSE_BIT] = {
564 /* SSE state component is always enabled if XSAVE is supported */
565 .feature = FEAT_1_ECX, .bits = CPUID_EXT_XSAVE,
566 /* SSE state is in the legacy region of the XSAVE area */
567 .offset = 0,
568 .size = sizeof(X86LegacyXSaveArea) + sizeof(X86XSaveHeader),
569 },
570 [XSTATE_YMM_BIT] =
571 { .feature = FEAT_1_ECX, .bits = CPUID_EXT_AVX,
572 .offset = offsetof(X86XSaveArea, avx_state),
573 .size = sizeof(XSaveAVX) },
574 [XSTATE_BNDREGS_BIT] =
575 { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_MPX,
576 .offset = offsetof(X86XSaveArea, bndreg_state),
577 .size = sizeof(XSaveBNDREG) },
578 [XSTATE_BNDCSR_BIT] =
579 { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_MPX,
580 .offset = offsetof(X86XSaveArea, bndcsr_state),
581 .size = sizeof(XSaveBNDCSR) },
582 [XSTATE_OPMASK_BIT] =
583 { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_AVX512F,
584 .offset = offsetof(X86XSaveArea, opmask_state),
585 .size = sizeof(XSaveOpmask) },
586 [XSTATE_ZMM_Hi256_BIT] =
587 { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_AVX512F,
588 .offset = offsetof(X86XSaveArea, zmm_hi256_state),
589 .size = sizeof(XSaveZMM_Hi256) },
590 [XSTATE_Hi16_ZMM_BIT] =
591 { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_AVX512F,
592 .offset = offsetof(X86XSaveArea, hi16_zmm_state),
593 .size = sizeof(XSaveHi16_ZMM) },
594 [XSTATE_PKRU_BIT] =
595 { .feature = FEAT_7_0_ECX, .bits = CPUID_7_0_ECX_PKU,
596 .offset = offsetof(X86XSaveArea, pkru_state),
597 .size = sizeof(XSavePKRU) },
598 };
599
600 static uint32_t xsave_area_size(uint64_t mask)
601 {
602 int i;
603 uint64_t ret = 0;
604
605 for (i = 0; i < ARRAY_SIZE(x86_ext_save_areas); i++) {
606 const ExtSaveArea *esa = &x86_ext_save_areas[i];
607 if ((mask >> i) & 1) {
608 ret = MAX(ret, esa->offset + esa->size);
609 }
610 }
611 return ret;
612 }
613
614 static inline uint64_t x86_cpu_xsave_components(X86CPU *cpu)
615 {
616 return ((uint64_t)cpu->env.features[FEAT_XSAVE_COMP_HI]) << 32 |
617 cpu->env.features[FEAT_XSAVE_COMP_LO];
618 }
619
620 const char *get_register_name_32(unsigned int reg)
621 {
622 if (reg >= CPU_NB_REGS32) {
623 return NULL;
624 }
625 return x86_reg_info_32[reg].name;
626 }
627
628 /*
629 * Returns the set of feature flags that are supported and migratable by
630 * QEMU, for a given FeatureWord.
631 */
632 static uint32_t x86_cpu_get_migratable_flags(FeatureWord w)
633 {
634 FeatureWordInfo *wi = &feature_word_info[w];
635 uint32_t r = 0;
636 int i;
637
638 for (i = 0; i < 32; i++) {
639 uint32_t f = 1U << i;
640
641 /* If the feature name is known, it is implicitly considered migratable,
642 * unless it is explicitly set in unmigratable_flags */
643 if ((wi->migratable_flags & f) ||
644 (wi->feat_names[i] && !(wi->unmigratable_flags & f))) {
645 r |= f;
646 }
647 }
648 return r;
649 }
650
651 void host_cpuid(uint32_t function, uint32_t count,
652 uint32_t *eax, uint32_t *ebx, uint32_t *ecx, uint32_t *edx)
653 {
654 uint32_t vec[4];
655
656 #ifdef __x86_64__
657 asm volatile("cpuid"
658 : "=a"(vec[0]), "=b"(vec[1]),
659 "=c"(vec[2]), "=d"(vec[3])
660 : "0"(function), "c"(count) : "cc");
661 #elif defined(__i386__)
662 asm volatile("pusha \n\t"
663 "cpuid \n\t"
664 "mov %%eax, 0(%2) \n\t"
665 "mov %%ebx, 4(%2) \n\t"
666 "mov %%ecx, 8(%2) \n\t"
667 "mov %%edx, 12(%2) \n\t"
668 "popa"
669 : : "a"(function), "c"(count), "S"(vec)
670 : "memory", "cc");
671 #else
672 abort();
673 #endif
674
675 if (eax)
676 *eax = vec[0];
677 if (ebx)
678 *ebx = vec[1];
679 if (ecx)
680 *ecx = vec[2];
681 if (edx)
682 *edx = vec[3];
683 }
684
685 /* CPU class name definitions: */
686
687 #define X86_CPU_TYPE_SUFFIX "-" TYPE_X86_CPU
688 #define X86_CPU_TYPE_NAME(name) (name X86_CPU_TYPE_SUFFIX)
689
690 /* Return type name for a given CPU model name
691 * Caller is responsible for freeing the returned string.
692 */
693 static char *x86_cpu_type_name(const char *model_name)
694 {
695 return g_strdup_printf(X86_CPU_TYPE_NAME("%s"), model_name);
696 }
697
698 static ObjectClass *x86_cpu_class_by_name(const char *cpu_model)
699 {
700 ObjectClass *oc;
701 char *typename;
702
703 if (cpu_model == NULL) {
704 return NULL;
705 }
706
707 typename = x86_cpu_type_name(cpu_model);
708 oc = object_class_by_name(typename);
709 g_free(typename);
710 return oc;
711 }
712
713 static char *x86_cpu_class_get_model_name(X86CPUClass *cc)
714 {
715 const char *class_name = object_class_get_name(OBJECT_CLASS(cc));
716 assert(g_str_has_suffix(class_name, X86_CPU_TYPE_SUFFIX));
717 return g_strndup(class_name,
718 strlen(class_name) - strlen(X86_CPU_TYPE_SUFFIX));
719 }
720
721 struct X86CPUDefinition {
722 const char *name;
723 uint32_t level;
724 uint32_t xlevel;
725 /* vendor is zero-terminated, 12 character ASCII string */
726 char vendor[CPUID_VENDOR_SZ + 1];
727 int family;
728 int model;
729 int stepping;
730 FeatureWordArray features;
731 char model_id[48];
732 };
733
734 static X86CPUDefinition builtin_x86_defs[] = {
735 {
736 .name = "qemu64",
737 .level = 0xd,
738 .vendor = CPUID_VENDOR_AMD,
739 .family = 6,
740 .model = 6,
741 .stepping = 3,
742 .features[FEAT_1_EDX] =
743 PPRO_FEATURES |
744 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
745 CPUID_PSE36,
746 .features[FEAT_1_ECX] =
747 CPUID_EXT_SSE3 | CPUID_EXT_CX16,
748 .features[FEAT_8000_0001_EDX] =
749 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
750 .features[FEAT_8000_0001_ECX] =
751 CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM,
752 .xlevel = 0x8000000A,
753 .model_id = "QEMU Virtual CPU version " QEMU_HW_VERSION,
754 },
755 {
756 .name = "phenom",
757 .level = 5,
758 .vendor = CPUID_VENDOR_AMD,
759 .family = 16,
760 .model = 2,
761 .stepping = 3,
762 /* Missing: CPUID_HT */
763 .features[FEAT_1_EDX] =
764 PPRO_FEATURES |
765 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
766 CPUID_PSE36 | CPUID_VME,
767 .features[FEAT_1_ECX] =
768 CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_CX16 |
769 CPUID_EXT_POPCNT,
770 .features[FEAT_8000_0001_EDX] =
771 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX |
772 CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT | CPUID_EXT2_MMXEXT |
773 CPUID_EXT2_FFXSR | CPUID_EXT2_PDPE1GB | CPUID_EXT2_RDTSCP,
774 /* Missing: CPUID_EXT3_CMP_LEG, CPUID_EXT3_EXTAPIC,
775 CPUID_EXT3_CR8LEG,
776 CPUID_EXT3_MISALIGNSSE, CPUID_EXT3_3DNOWPREFETCH,
777 CPUID_EXT3_OSVW, CPUID_EXT3_IBS */
778 .features[FEAT_8000_0001_ECX] =
779 CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM |
780 CPUID_EXT3_ABM | CPUID_EXT3_SSE4A,
781 /* Missing: CPUID_SVM_LBRV */
782 .features[FEAT_SVM] =
783 CPUID_SVM_NPT,
784 .xlevel = 0x8000001A,
785 .model_id = "AMD Phenom(tm) 9550 Quad-Core Processor"
786 },
787 {
788 .name = "core2duo",
789 .level = 10,
790 .vendor = CPUID_VENDOR_INTEL,
791 .family = 6,
792 .model = 15,
793 .stepping = 11,
794 /* Missing: CPUID_DTS, CPUID_HT, CPUID_TM, CPUID_PBE */
795 .features[FEAT_1_EDX] =
796 PPRO_FEATURES |
797 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
798 CPUID_PSE36 | CPUID_VME | CPUID_ACPI | CPUID_SS,
799 /* Missing: CPUID_EXT_DTES64, CPUID_EXT_DSCPL, CPUID_EXT_EST,
800 * CPUID_EXT_TM2, CPUID_EXT_XTPR, CPUID_EXT_PDCM, CPUID_EXT_VMX */
801 .features[FEAT_1_ECX] =
802 CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 |
803 CPUID_EXT_CX16,
804 .features[FEAT_8000_0001_EDX] =
805 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
806 .features[FEAT_8000_0001_ECX] =
807 CPUID_EXT3_LAHF_LM,
808 .xlevel = 0x80000008,
809 .model_id = "Intel(R) Core(TM)2 Duo CPU T7700 @ 2.40GHz",
810 },
811 {
812 .name = "kvm64",
813 .level = 0xd,
814 .vendor = CPUID_VENDOR_INTEL,
815 .family = 15,
816 .model = 6,
817 .stepping = 1,
818 /* Missing: CPUID_HT */
819 .features[FEAT_1_EDX] =
820 PPRO_FEATURES | CPUID_VME |
821 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
822 CPUID_PSE36,
823 /* Missing: CPUID_EXT_POPCNT, CPUID_EXT_MONITOR */
824 .features[FEAT_1_ECX] =
825 CPUID_EXT_SSE3 | CPUID_EXT_CX16,
826 /* Missing: CPUID_EXT2_PDPE1GB, CPUID_EXT2_RDTSCP */
827 .features[FEAT_8000_0001_EDX] =
828 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
829 /* Missing: CPUID_EXT3_LAHF_LM, CPUID_EXT3_CMP_LEG, CPUID_EXT3_EXTAPIC,
830 CPUID_EXT3_CR8LEG, CPUID_EXT3_ABM, CPUID_EXT3_SSE4A,
831 CPUID_EXT3_MISALIGNSSE, CPUID_EXT3_3DNOWPREFETCH,
832 CPUID_EXT3_OSVW, CPUID_EXT3_IBS, CPUID_EXT3_SVM */
833 .features[FEAT_8000_0001_ECX] =
834 0,
835 .xlevel = 0x80000008,
836 .model_id = "Common KVM processor"
837 },
838 {
839 .name = "qemu32",
840 .level = 4,
841 .vendor = CPUID_VENDOR_INTEL,
842 .family = 6,
843 .model = 6,
844 .stepping = 3,
845 .features[FEAT_1_EDX] =
846 PPRO_FEATURES,
847 .features[FEAT_1_ECX] =
848 CPUID_EXT_SSE3,
849 .xlevel = 0x80000004,
850 .model_id = "QEMU Virtual CPU version " QEMU_HW_VERSION,
851 },
852 {
853 .name = "kvm32",
854 .level = 5,
855 .vendor = CPUID_VENDOR_INTEL,
856 .family = 15,
857 .model = 6,
858 .stepping = 1,
859 .features[FEAT_1_EDX] =
860 PPRO_FEATURES | CPUID_VME |
861 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_PSE36,
862 .features[FEAT_1_ECX] =
863 CPUID_EXT_SSE3,
864 .features[FEAT_8000_0001_ECX] =
865 0,
866 .xlevel = 0x80000008,
867 .model_id = "Common 32-bit KVM processor"
868 },
869 {
870 .name = "coreduo",
871 .level = 10,
872 .vendor = CPUID_VENDOR_INTEL,
873 .family = 6,
874 .model = 14,
875 .stepping = 8,
876 /* Missing: CPUID_DTS, CPUID_HT, CPUID_TM, CPUID_PBE */
877 .features[FEAT_1_EDX] =
878 PPRO_FEATURES | CPUID_VME |
879 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_ACPI |
880 CPUID_SS,
881 /* Missing: CPUID_EXT_EST, CPUID_EXT_TM2 , CPUID_EXT_XTPR,
882 * CPUID_EXT_PDCM, CPUID_EXT_VMX */
883 .features[FEAT_1_ECX] =
884 CPUID_EXT_SSE3 | CPUID_EXT_MONITOR,
885 .features[FEAT_8000_0001_EDX] =
886 CPUID_EXT2_NX,
887 .xlevel = 0x80000008,
888 .model_id = "Genuine Intel(R) CPU T2600 @ 2.16GHz",
889 },
890 {
891 .name = "486",
892 .level = 1,
893 .vendor = CPUID_VENDOR_INTEL,
894 .family = 4,
895 .model = 8,
896 .stepping = 0,
897 .features[FEAT_1_EDX] =
898 I486_FEATURES,
899 .xlevel = 0,
900 },
901 {
902 .name = "pentium",
903 .level = 1,
904 .vendor = CPUID_VENDOR_INTEL,
905 .family = 5,
906 .model = 4,
907 .stepping = 3,
908 .features[FEAT_1_EDX] =
909 PENTIUM_FEATURES,
910 .xlevel = 0,
911 },
912 {
913 .name = "pentium2",
914 .level = 2,
915 .vendor = CPUID_VENDOR_INTEL,
916 .family = 6,
917 .model = 5,
918 .stepping = 2,
919 .features[FEAT_1_EDX] =
920 PENTIUM2_FEATURES,
921 .xlevel = 0,
922 },
923 {
924 .name = "pentium3",
925 .level = 3,
926 .vendor = CPUID_VENDOR_INTEL,
927 .family = 6,
928 .model = 7,
929 .stepping = 3,
930 .features[FEAT_1_EDX] =
931 PENTIUM3_FEATURES,
932 .xlevel = 0,
933 },
934 {
935 .name = "athlon",
936 .level = 2,
937 .vendor = CPUID_VENDOR_AMD,
938 .family = 6,
939 .model = 2,
940 .stepping = 3,
941 .features[FEAT_1_EDX] =
942 PPRO_FEATURES | CPUID_PSE36 | CPUID_VME | CPUID_MTRR |
943 CPUID_MCA,
944 .features[FEAT_8000_0001_EDX] =
945 CPUID_EXT2_MMXEXT | CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT,
946 .xlevel = 0x80000008,
947 .model_id = "QEMU Virtual CPU version " QEMU_HW_VERSION,
948 },
949 {
950 .name = "n270",
951 .level = 10,
952 .vendor = CPUID_VENDOR_INTEL,
953 .family = 6,
954 .model = 28,
955 .stepping = 2,
956 /* Missing: CPUID_DTS, CPUID_HT, CPUID_TM, CPUID_PBE */
957 .features[FEAT_1_EDX] =
958 PPRO_FEATURES |
959 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_VME |
960 CPUID_ACPI | CPUID_SS,
961 /* Some CPUs got no CPUID_SEP */
962 /* Missing: CPUID_EXT_DSCPL, CPUID_EXT_EST, CPUID_EXT_TM2,
963 * CPUID_EXT_XTPR */
964 .features[FEAT_1_ECX] =
965 CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 |
966 CPUID_EXT_MOVBE,
967 .features[FEAT_8000_0001_EDX] =
968 CPUID_EXT2_NX,
969 .features[FEAT_8000_0001_ECX] =
970 CPUID_EXT3_LAHF_LM,
971 .xlevel = 0x80000008,
972 .model_id = "Intel(R) Atom(TM) CPU N270 @ 1.60GHz",
973 },
974 {
975 .name = "Conroe",
976 .level = 10,
977 .vendor = CPUID_VENDOR_INTEL,
978 .family = 6,
979 .model = 15,
980 .stepping = 3,
981 .features[FEAT_1_EDX] =
982 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
983 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
984 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
985 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
986 CPUID_DE | CPUID_FP87,
987 .features[FEAT_1_ECX] =
988 CPUID_EXT_SSSE3 | CPUID_EXT_SSE3,
989 .features[FEAT_8000_0001_EDX] =
990 CPUID_EXT2_LM | CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
991 .features[FEAT_8000_0001_ECX] =
992 CPUID_EXT3_LAHF_LM,
993 .xlevel = 0x80000008,
994 .model_id = "Intel Celeron_4x0 (Conroe/Merom Class Core 2)",
995 },
996 {
997 .name = "Penryn",
998 .level = 10,
999 .vendor = CPUID_VENDOR_INTEL,
1000 .family = 6,
1001 .model = 23,
1002 .stepping = 3,
1003 .features[FEAT_1_EDX] =
1004 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1005 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1006 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1007 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1008 CPUID_DE | CPUID_FP87,
1009 .features[FEAT_1_ECX] =
1010 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1011 CPUID_EXT_SSE3,
1012 .features[FEAT_8000_0001_EDX] =
1013 CPUID_EXT2_LM | CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
1014 .features[FEAT_8000_0001_ECX] =
1015 CPUID_EXT3_LAHF_LM,
1016 .xlevel = 0x80000008,
1017 .model_id = "Intel Core 2 Duo P9xxx (Penryn Class Core 2)",
1018 },
1019 {
1020 .name = "Nehalem",
1021 .level = 11,
1022 .vendor = CPUID_VENDOR_INTEL,
1023 .family = 6,
1024 .model = 26,
1025 .stepping = 3,
1026 .features[FEAT_1_EDX] =
1027 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1028 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1029 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1030 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1031 CPUID_DE | CPUID_FP87,
1032 .features[FEAT_1_ECX] =
1033 CPUID_EXT_POPCNT | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
1034 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_SSE3,
1035 .features[FEAT_8000_0001_EDX] =
1036 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
1037 .features[FEAT_8000_0001_ECX] =
1038 CPUID_EXT3_LAHF_LM,
1039 .xlevel = 0x80000008,
1040 .model_id = "Intel Core i7 9xx (Nehalem Class Core i7)",
1041 },
1042 {
1043 .name = "Westmere",
1044 .level = 11,
1045 .vendor = CPUID_VENDOR_INTEL,
1046 .family = 6,
1047 .model = 44,
1048 .stepping = 1,
1049 .features[FEAT_1_EDX] =
1050 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1051 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1052 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1053 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1054 CPUID_DE | CPUID_FP87,
1055 .features[FEAT_1_ECX] =
1056 CPUID_EXT_AES | CPUID_EXT_POPCNT | CPUID_EXT_SSE42 |
1057 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1058 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3,
1059 .features[FEAT_8000_0001_EDX] =
1060 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
1061 .features[FEAT_8000_0001_ECX] =
1062 CPUID_EXT3_LAHF_LM,
1063 .features[FEAT_6_EAX] =
1064 CPUID_6_EAX_ARAT,
1065 .xlevel = 0x80000008,
1066 .model_id = "Westmere E56xx/L56xx/X56xx (Nehalem-C)",
1067 },
1068 {
1069 .name = "SandyBridge",
1070 .level = 0xd,
1071 .vendor = CPUID_VENDOR_INTEL,
1072 .family = 6,
1073 .model = 42,
1074 .stepping = 1,
1075 .features[FEAT_1_EDX] =
1076 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1077 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1078 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1079 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1080 CPUID_DE | CPUID_FP87,
1081 .features[FEAT_1_ECX] =
1082 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1083 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_POPCNT |
1084 CPUID_EXT_X2APIC | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
1085 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ |
1086 CPUID_EXT_SSE3,
1087 .features[FEAT_8000_0001_EDX] =
1088 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1089 CPUID_EXT2_SYSCALL,
1090 .features[FEAT_8000_0001_ECX] =
1091 CPUID_EXT3_LAHF_LM,
1092 .features[FEAT_XSAVE] =
1093 CPUID_XSAVE_XSAVEOPT,
1094 .features[FEAT_6_EAX] =
1095 CPUID_6_EAX_ARAT,
1096 .xlevel = 0x80000008,
1097 .model_id = "Intel Xeon E312xx (Sandy Bridge)",
1098 },
1099 {
1100 .name = "IvyBridge",
1101 .level = 0xd,
1102 .vendor = CPUID_VENDOR_INTEL,
1103 .family = 6,
1104 .model = 58,
1105 .stepping = 9,
1106 .features[FEAT_1_EDX] =
1107 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1108 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1109 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1110 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1111 CPUID_DE | CPUID_FP87,
1112 .features[FEAT_1_ECX] =
1113 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1114 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_POPCNT |
1115 CPUID_EXT_X2APIC | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
1116 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ |
1117 CPUID_EXT_SSE3 | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
1118 .features[FEAT_7_0_EBX] =
1119 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_SMEP |
1120 CPUID_7_0_EBX_ERMS,
1121 .features[FEAT_8000_0001_EDX] =
1122 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1123 CPUID_EXT2_SYSCALL,
1124 .features[FEAT_8000_0001_ECX] =
1125 CPUID_EXT3_LAHF_LM,
1126 .features[FEAT_XSAVE] =
1127 CPUID_XSAVE_XSAVEOPT,
1128 .features[FEAT_6_EAX] =
1129 CPUID_6_EAX_ARAT,
1130 .xlevel = 0x80000008,
1131 .model_id = "Intel Xeon E3-12xx v2 (Ivy Bridge)",
1132 },
1133 {
1134 .name = "Haswell-noTSX",
1135 .level = 0xd,
1136 .vendor = CPUID_VENDOR_INTEL,
1137 .family = 6,
1138 .model = 60,
1139 .stepping = 1,
1140 .features[FEAT_1_EDX] =
1141 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1142 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1143 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1144 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1145 CPUID_DE | CPUID_FP87,
1146 .features[FEAT_1_ECX] =
1147 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1148 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
1149 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1150 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
1151 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
1152 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
1153 .features[FEAT_8000_0001_EDX] =
1154 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1155 CPUID_EXT2_SYSCALL,
1156 .features[FEAT_8000_0001_ECX] =
1157 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM,
1158 .features[FEAT_7_0_EBX] =
1159 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
1160 CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
1161 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID,
1162 .features[FEAT_XSAVE] =
1163 CPUID_XSAVE_XSAVEOPT,
1164 .features[FEAT_6_EAX] =
1165 CPUID_6_EAX_ARAT,
1166 .xlevel = 0x80000008,
1167 .model_id = "Intel Core Processor (Haswell, no TSX)",
1168 }, {
1169 .name = "Haswell",
1170 .level = 0xd,
1171 .vendor = CPUID_VENDOR_INTEL,
1172 .family = 6,
1173 .model = 60,
1174 .stepping = 1,
1175 .features[FEAT_1_EDX] =
1176 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1177 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1178 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1179 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1180 CPUID_DE | CPUID_FP87,
1181 .features[FEAT_1_ECX] =
1182 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1183 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
1184 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1185 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
1186 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
1187 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
1188 .features[FEAT_8000_0001_EDX] =
1189 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1190 CPUID_EXT2_SYSCALL,
1191 .features[FEAT_8000_0001_ECX] =
1192 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM,
1193 .features[FEAT_7_0_EBX] =
1194 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
1195 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
1196 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
1197 CPUID_7_0_EBX_RTM,
1198 .features[FEAT_XSAVE] =
1199 CPUID_XSAVE_XSAVEOPT,
1200 .features[FEAT_6_EAX] =
1201 CPUID_6_EAX_ARAT,
1202 .xlevel = 0x80000008,
1203 .model_id = "Intel Core Processor (Haswell)",
1204 },
1205 {
1206 .name = "Broadwell-noTSX",
1207 .level = 0xd,
1208 .vendor = CPUID_VENDOR_INTEL,
1209 .family = 6,
1210 .model = 61,
1211 .stepping = 2,
1212 .features[FEAT_1_EDX] =
1213 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1214 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1215 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1216 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1217 CPUID_DE | CPUID_FP87,
1218 .features[FEAT_1_ECX] =
1219 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1220 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
1221 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1222 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
1223 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
1224 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
1225 .features[FEAT_8000_0001_EDX] =
1226 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1227 CPUID_EXT2_SYSCALL,
1228 .features[FEAT_8000_0001_ECX] =
1229 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
1230 .features[FEAT_7_0_EBX] =
1231 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
1232 CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
1233 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
1234 CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
1235 CPUID_7_0_EBX_SMAP,
1236 .features[FEAT_XSAVE] =
1237 CPUID_XSAVE_XSAVEOPT,
1238 .features[FEAT_6_EAX] =
1239 CPUID_6_EAX_ARAT,
1240 .xlevel = 0x80000008,
1241 .model_id = "Intel Core Processor (Broadwell, no TSX)",
1242 },
1243 {
1244 .name = "Broadwell",
1245 .level = 0xd,
1246 .vendor = CPUID_VENDOR_INTEL,
1247 .family = 6,
1248 .model = 61,
1249 .stepping = 2,
1250 .features[FEAT_1_EDX] =
1251 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1252 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1253 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1254 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1255 CPUID_DE | CPUID_FP87,
1256 .features[FEAT_1_ECX] =
1257 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1258 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
1259 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1260 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
1261 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
1262 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
1263 .features[FEAT_8000_0001_EDX] =
1264 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1265 CPUID_EXT2_SYSCALL,
1266 .features[FEAT_8000_0001_ECX] =
1267 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
1268 .features[FEAT_7_0_EBX] =
1269 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
1270 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
1271 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
1272 CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
1273 CPUID_7_0_EBX_SMAP,
1274 .features[FEAT_XSAVE] =
1275 CPUID_XSAVE_XSAVEOPT,
1276 .features[FEAT_6_EAX] =
1277 CPUID_6_EAX_ARAT,
1278 .xlevel = 0x80000008,
1279 .model_id = "Intel Core Processor (Broadwell)",
1280 },
1281 {
1282 .name = "Skylake-Client",
1283 .level = 0xd,
1284 .vendor = CPUID_VENDOR_INTEL,
1285 .family = 6,
1286 .model = 94,
1287 .stepping = 3,
1288 .features[FEAT_1_EDX] =
1289 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1290 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1291 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1292 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1293 CPUID_DE | CPUID_FP87,
1294 .features[FEAT_1_ECX] =
1295 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1296 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
1297 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1298 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
1299 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
1300 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
1301 .features[FEAT_8000_0001_EDX] =
1302 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1303 CPUID_EXT2_SYSCALL,
1304 .features[FEAT_8000_0001_ECX] =
1305 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
1306 .features[FEAT_7_0_EBX] =
1307 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
1308 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
1309 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
1310 CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
1311 CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_MPX,
1312 /* Missing: XSAVES (not supported by some Linux versions,
1313 * including v4.1 to v4.6).
1314 * KVM doesn't yet expose any XSAVES state save component,
1315 * and the only one defined in Skylake (processor tracing)
1316 * probably will block migration anyway.
1317 */
1318 .features[FEAT_XSAVE] =
1319 CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XSAVEC |
1320 CPUID_XSAVE_XGETBV1,
1321 .features[FEAT_6_EAX] =
1322 CPUID_6_EAX_ARAT,
1323 .xlevel = 0x80000008,
1324 .model_id = "Intel Core Processor (Skylake)",
1325 },
1326 {
1327 .name = "Opteron_G1",
1328 .level = 5,
1329 .vendor = CPUID_VENDOR_AMD,
1330 .family = 15,
1331 .model = 6,
1332 .stepping = 1,
1333 .features[FEAT_1_EDX] =
1334 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1335 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1336 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1337 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1338 CPUID_DE | CPUID_FP87,
1339 .features[FEAT_1_ECX] =
1340 CPUID_EXT_SSE3,
1341 .features[FEAT_8000_0001_EDX] =
1342 CPUID_EXT2_LM | CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
1343 .xlevel = 0x80000008,
1344 .model_id = "AMD Opteron 240 (Gen 1 Class Opteron)",
1345 },
1346 {
1347 .name = "Opteron_G2",
1348 .level = 5,
1349 .vendor = CPUID_VENDOR_AMD,
1350 .family = 15,
1351 .model = 6,
1352 .stepping = 1,
1353 .features[FEAT_1_EDX] =
1354 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1355 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1356 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1357 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1358 CPUID_DE | CPUID_FP87,
1359 .features[FEAT_1_ECX] =
1360 CPUID_EXT_CX16 | CPUID_EXT_SSE3,
1361 /* Missing: CPUID_EXT2_RDTSCP */
1362 .features[FEAT_8000_0001_EDX] =
1363 CPUID_EXT2_LM | CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
1364 .features[FEAT_8000_0001_ECX] =
1365 CPUID_EXT3_SVM | CPUID_EXT3_LAHF_LM,
1366 .xlevel = 0x80000008,
1367 .model_id = "AMD Opteron 22xx (Gen 2 Class Opteron)",
1368 },
1369 {
1370 .name = "Opteron_G3",
1371 .level = 5,
1372 .vendor = CPUID_VENDOR_AMD,
1373 .family = 16,
1374 .model = 2,
1375 .stepping = 3,
1376 .features[FEAT_1_EDX] =
1377 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1378 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1379 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1380 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1381 CPUID_DE | CPUID_FP87,
1382 .features[FEAT_1_ECX] =
1383 CPUID_EXT_POPCNT | CPUID_EXT_CX16 | CPUID_EXT_MONITOR |
1384 CPUID_EXT_SSE3,
1385 /* Missing: CPUID_EXT2_RDTSCP */
1386 .features[FEAT_8000_0001_EDX] =
1387 CPUID_EXT2_LM | CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
1388 .features[FEAT_8000_0001_ECX] =
1389 CPUID_EXT3_MISALIGNSSE | CPUID_EXT3_SSE4A |
1390 CPUID_EXT3_ABM | CPUID_EXT3_SVM | CPUID_EXT3_LAHF_LM,
1391 .xlevel = 0x80000008,
1392 .model_id = "AMD Opteron 23xx (Gen 3 Class Opteron)",
1393 },
1394 {
1395 .name = "Opteron_G4",
1396 .level = 0xd,
1397 .vendor = CPUID_VENDOR_AMD,
1398 .family = 21,
1399 .model = 1,
1400 .stepping = 2,
1401 .features[FEAT_1_EDX] =
1402 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1403 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1404 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1405 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1406 CPUID_DE | CPUID_FP87,
1407 .features[FEAT_1_ECX] =
1408 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1409 CPUID_EXT_POPCNT | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
1410 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ |
1411 CPUID_EXT_SSE3,
1412 /* Missing: CPUID_EXT2_RDTSCP */
1413 .features[FEAT_8000_0001_EDX] =
1414 CPUID_EXT2_LM | CPUID_EXT2_PDPE1GB | CPUID_EXT2_NX |
1415 CPUID_EXT2_SYSCALL,
1416 .features[FEAT_8000_0001_ECX] =
1417 CPUID_EXT3_FMA4 | CPUID_EXT3_XOP |
1418 CPUID_EXT3_3DNOWPREFETCH | CPUID_EXT3_MISALIGNSSE |
1419 CPUID_EXT3_SSE4A | CPUID_EXT3_ABM | CPUID_EXT3_SVM |
1420 CPUID_EXT3_LAHF_LM,
1421 /* no xsaveopt! */
1422 .xlevel = 0x8000001A,
1423 .model_id = "AMD Opteron 62xx class CPU",
1424 },
1425 {
1426 .name = "Opteron_G5",
1427 .level = 0xd,
1428 .vendor = CPUID_VENDOR_AMD,
1429 .family = 21,
1430 .model = 2,
1431 .stepping = 0,
1432 .features[FEAT_1_EDX] =
1433 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1434 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1435 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1436 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1437 CPUID_DE | CPUID_FP87,
1438 .features[FEAT_1_ECX] =
1439 CPUID_EXT_F16C | CPUID_EXT_AVX | CPUID_EXT_XSAVE |
1440 CPUID_EXT_AES | CPUID_EXT_POPCNT | CPUID_EXT_SSE42 |
1441 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_FMA |
1442 CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3,
1443 /* Missing: CPUID_EXT2_RDTSCP */
1444 .features[FEAT_8000_0001_EDX] =
1445 CPUID_EXT2_LM | CPUID_EXT2_PDPE1GB | CPUID_EXT2_NX |
1446 CPUID_EXT2_SYSCALL,
1447 .features[FEAT_8000_0001_ECX] =
1448 CPUID_EXT3_TBM | CPUID_EXT3_FMA4 | CPUID_EXT3_XOP |
1449 CPUID_EXT3_3DNOWPREFETCH | CPUID_EXT3_MISALIGNSSE |
1450 CPUID_EXT3_SSE4A | CPUID_EXT3_ABM | CPUID_EXT3_SVM |
1451 CPUID_EXT3_LAHF_LM,
1452 /* no xsaveopt! */
1453 .xlevel = 0x8000001A,
1454 .model_id = "AMD Opteron 63xx class CPU",
1455 },
1456 };
1457
1458 typedef struct PropValue {
1459 const char *prop, *value;
1460 } PropValue;
1461
1462 /* KVM-specific features that are automatically added/removed
1463 * from all CPU models when KVM is enabled.
1464 */
1465 static PropValue kvm_default_props[] = {
1466 { "kvmclock", "on" },
1467 { "kvm-nopiodelay", "on" },
1468 { "kvm-asyncpf", "on" },
1469 { "kvm-steal-time", "on" },
1470 { "kvm-pv-eoi", "on" },
1471 { "kvmclock-stable-bit", "on" },
1472 { "x2apic", "on" },
1473 { "acpi", "off" },
1474 { "monitor", "off" },
1475 { "svm", "off" },
1476 { NULL, NULL },
1477 };
1478
1479 /* TCG-specific defaults that override all CPU models when using TCG
1480 */
1481 static PropValue tcg_default_props[] = {
1482 { "vme", "off" },
1483 { NULL, NULL },
1484 };
1485
1486
1487 void x86_cpu_change_kvm_default(const char *prop, const char *value)
1488 {
1489 PropValue *pv;
1490 for (pv = kvm_default_props; pv->prop; pv++) {
1491 if (!strcmp(pv->prop, prop)) {
1492 pv->value = value;
1493 break;
1494 }
1495 }
1496
1497 /* It is valid to call this function only for properties that
1498 * are already present in the kvm_default_props table.
1499 */
1500 assert(pv->prop);
1501 }
1502
1503 static uint32_t x86_cpu_get_supported_feature_word(FeatureWord w,
1504 bool migratable_only);
1505
1506 #ifdef CONFIG_KVM
1507
1508 static bool lmce_supported(void)
1509 {
1510 uint64_t mce_cap;
1511
1512 if (kvm_ioctl(kvm_state, KVM_X86_GET_MCE_CAP_SUPPORTED, &mce_cap) < 0) {
1513 return false;
1514 }
1515
1516 return !!(mce_cap & MCG_LMCE_P);
1517 }
1518
1519 static int cpu_x86_fill_model_id(char *str)
1520 {
1521 uint32_t eax = 0, ebx = 0, ecx = 0, edx = 0;
1522 int i;
1523
1524 for (i = 0; i < 3; i++) {
1525 host_cpuid(0x80000002 + i, 0, &eax, &ebx, &ecx, &edx);
1526 memcpy(str + i * 16 + 0, &eax, 4);
1527 memcpy(str + i * 16 + 4, &ebx, 4);
1528 memcpy(str + i * 16 + 8, &ecx, 4);
1529 memcpy(str + i * 16 + 12, &edx, 4);
1530 }
1531 return 0;
1532 }
1533
1534 static X86CPUDefinition host_cpudef;
1535
1536 static Property host_x86_cpu_properties[] = {
1537 DEFINE_PROP_BOOL("migratable", X86CPU, migratable, true),
1538 DEFINE_PROP_BOOL("host-cache-info", X86CPU, cache_info_passthrough, false),
1539 DEFINE_PROP_END_OF_LIST()
1540 };
1541
1542 /* class_init for the "host" CPU model
1543 *
1544 * This function may be called before KVM is initialized.
1545 */
1546 static void host_x86_cpu_class_init(ObjectClass *oc, void *data)
1547 {
1548 DeviceClass *dc = DEVICE_CLASS(oc);
1549 X86CPUClass *xcc = X86_CPU_CLASS(oc);
1550 uint32_t eax = 0, ebx = 0, ecx = 0, edx = 0;
1551
1552 xcc->kvm_required = true;
1553 xcc->ordering = 9;
1554
1555 host_cpuid(0x0, 0, &eax, &ebx, &ecx, &edx);
1556 x86_cpu_vendor_words2str(host_cpudef.vendor, ebx, edx, ecx);
1557
1558 host_cpuid(0x1, 0, &eax, &ebx, &ecx, &edx);
1559 host_cpudef.family = ((eax >> 8) & 0x0F) + ((eax >> 20) & 0xFF);
1560 host_cpudef.model = ((eax >> 4) & 0x0F) | ((eax & 0xF0000) >> 12);
1561 host_cpudef.stepping = eax & 0x0F;
1562
1563 cpu_x86_fill_model_id(host_cpudef.model_id);
1564
1565 xcc->cpu_def = &host_cpudef;
1566 xcc->model_description =
1567 "KVM processor with all supported host features "
1568 "(only available in KVM mode)";
1569
1570 /* level, xlevel, xlevel2, and the feature words are initialized on
1571 * instance_init, because they require KVM to be initialized.
1572 */
1573
1574 dc->props = host_x86_cpu_properties;
1575 }
1576
1577 static void host_x86_cpu_initfn(Object *obj)
1578 {
1579 X86CPU *cpu = X86_CPU(obj);
1580 CPUX86State *env = &cpu->env;
1581 KVMState *s = kvm_state;
1582
1583 /* We can't fill the features array here because we don't know yet if
1584 * "migratable" is true or false.
1585 */
1586 cpu->max_features = true;
1587
1588 /* If KVM is disabled, x86_cpu_realizefn() will report an error later */
1589 if (kvm_enabled()) {
1590 env->cpuid_min_level =
1591 kvm_arch_get_supported_cpuid(s, 0x0, 0, R_EAX);
1592 env->cpuid_min_xlevel =
1593 kvm_arch_get_supported_cpuid(s, 0x80000000, 0, R_EAX);
1594 env->cpuid_min_xlevel2 =
1595 kvm_arch_get_supported_cpuid(s, 0xC0000000, 0, R_EAX);
1596
1597 if (lmce_supported()) {
1598 object_property_set_bool(OBJECT(cpu), true, "lmce", &error_abort);
1599 }
1600 }
1601
1602 object_property_set_bool(OBJECT(cpu), true, "pmu", &error_abort);
1603 }
1604
1605 static const TypeInfo host_x86_cpu_type_info = {
1606 .name = X86_CPU_TYPE_NAME("host"),
1607 .parent = TYPE_X86_CPU,
1608 .instance_init = host_x86_cpu_initfn,
1609 .class_init = host_x86_cpu_class_init,
1610 };
1611
1612 #endif
1613
1614 static void report_unavailable_features(FeatureWord w, uint32_t mask)
1615 {
1616 FeatureWordInfo *f = &feature_word_info[w];
1617 int i;
1618
1619 for (i = 0; i < 32; ++i) {
1620 if ((1UL << i) & mask) {
1621 const char *reg = get_register_name_32(f->cpuid_reg);
1622 assert(reg);
1623 fprintf(stderr, "warning: %s doesn't support requested feature: "
1624 "CPUID.%02XH:%s%s%s [bit %d]\n",
1625 kvm_enabled() ? "host" : "TCG",
1626 f->cpuid_eax, reg,
1627 f->feat_names[i] ? "." : "",
1628 f->feat_names[i] ? f->feat_names[i] : "", i);
1629 }
1630 }
1631 }
1632
1633 static void x86_cpuid_version_get_family(Object *obj, Visitor *v,
1634 const char *name, void *opaque,
1635 Error **errp)
1636 {
1637 X86CPU *cpu = X86_CPU(obj);
1638 CPUX86State *env = &cpu->env;
1639 int64_t value;
1640
1641 value = (env->cpuid_version >> 8) & 0xf;
1642 if (value == 0xf) {
1643 value += (env->cpuid_version >> 20) & 0xff;
1644 }
1645 visit_type_int(v, name, &value, errp);
1646 }
1647
1648 static void x86_cpuid_version_set_family(Object *obj, Visitor *v,
1649 const char *name, void *opaque,
1650 Error **errp)
1651 {
1652 X86CPU *cpu = X86_CPU(obj);
1653 CPUX86State *env = &cpu->env;
1654 const int64_t min = 0;
1655 const int64_t max = 0xff + 0xf;
1656 Error *local_err = NULL;
1657 int64_t value;
1658
1659 visit_type_int(v, name, &value, &local_err);
1660 if (local_err) {
1661 error_propagate(errp, local_err);
1662 return;
1663 }
1664 if (value < min || value > max) {
1665 error_setg(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
1666 name ? name : "null", value, min, max);
1667 return;
1668 }
1669
1670 env->cpuid_version &= ~0xff00f00;
1671 if (value > 0x0f) {
1672 env->cpuid_version |= 0xf00 | ((value - 0x0f) << 20);
1673 } else {
1674 env->cpuid_version |= value << 8;
1675 }
1676 }
1677
1678 static void x86_cpuid_version_get_model(Object *obj, Visitor *v,
1679 const char *name, void *opaque,
1680 Error **errp)
1681 {
1682 X86CPU *cpu = X86_CPU(obj);
1683 CPUX86State *env = &cpu->env;
1684 int64_t value;
1685
1686 value = (env->cpuid_version >> 4) & 0xf;
1687 value |= ((env->cpuid_version >> 16) & 0xf) << 4;
1688 visit_type_int(v, name, &value, errp);
1689 }
1690
1691 static void x86_cpuid_version_set_model(Object *obj, Visitor *v,
1692 const char *name, void *opaque,
1693 Error **errp)
1694 {
1695 X86CPU *cpu = X86_CPU(obj);
1696 CPUX86State *env = &cpu->env;
1697 const int64_t min = 0;
1698 const int64_t max = 0xff;
1699 Error *local_err = NULL;
1700 int64_t value;
1701
1702 visit_type_int(v, name, &value, &local_err);
1703 if (local_err) {
1704 error_propagate(errp, local_err);
1705 return;
1706 }
1707 if (value < min || value > max) {
1708 error_setg(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
1709 name ? name : "null", value, min, max);
1710 return;
1711 }
1712
1713 env->cpuid_version &= ~0xf00f0;
1714 env->cpuid_version |= ((value & 0xf) << 4) | ((value >> 4) << 16);
1715 }
1716
1717 static void x86_cpuid_version_get_stepping(Object *obj, Visitor *v,
1718 const char *name, void *opaque,
1719 Error **errp)
1720 {
1721 X86CPU *cpu = X86_CPU(obj);
1722 CPUX86State *env = &cpu->env;
1723 int64_t value;
1724
1725 value = env->cpuid_version & 0xf;
1726 visit_type_int(v, name, &value, errp);
1727 }
1728
1729 static void x86_cpuid_version_set_stepping(Object *obj, Visitor *v,
1730 const char *name, void *opaque,
1731 Error **errp)
1732 {
1733 X86CPU *cpu = X86_CPU(obj);
1734 CPUX86State *env = &cpu->env;
1735 const int64_t min = 0;
1736 const int64_t max = 0xf;
1737 Error *local_err = NULL;
1738 int64_t value;
1739
1740 visit_type_int(v, name, &value, &local_err);
1741 if (local_err) {
1742 error_propagate(errp, local_err);
1743 return;
1744 }
1745 if (value < min || value > max) {
1746 error_setg(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
1747 name ? name : "null", value, min, max);
1748 return;
1749 }
1750
1751 env->cpuid_version &= ~0xf;
1752 env->cpuid_version |= value & 0xf;
1753 }
1754
1755 static char *x86_cpuid_get_vendor(Object *obj, Error **errp)
1756 {
1757 X86CPU *cpu = X86_CPU(obj);
1758 CPUX86State *env = &cpu->env;
1759 char *value;
1760
1761 value = g_malloc(CPUID_VENDOR_SZ + 1);
1762 x86_cpu_vendor_words2str(value, env->cpuid_vendor1, env->cpuid_vendor2,
1763 env->cpuid_vendor3);
1764 return value;
1765 }
1766
1767 static void x86_cpuid_set_vendor(Object *obj, const char *value,
1768 Error **errp)
1769 {
1770 X86CPU *cpu = X86_CPU(obj);
1771 CPUX86State *env = &cpu->env;
1772 int i;
1773
1774 if (strlen(value) != CPUID_VENDOR_SZ) {
1775 error_setg(errp, QERR_PROPERTY_VALUE_BAD, "", "vendor", value);
1776 return;
1777 }
1778
1779 env->cpuid_vendor1 = 0;
1780 env->cpuid_vendor2 = 0;
1781 env->cpuid_vendor3 = 0;
1782 for (i = 0; i < 4; i++) {
1783 env->cpuid_vendor1 |= ((uint8_t)value[i ]) << (8 * i);
1784 env->cpuid_vendor2 |= ((uint8_t)value[i + 4]) << (8 * i);
1785 env->cpuid_vendor3 |= ((uint8_t)value[i + 8]) << (8 * i);
1786 }
1787 }
1788
1789 static char *x86_cpuid_get_model_id(Object *obj, Error **errp)
1790 {
1791 X86CPU *cpu = X86_CPU(obj);
1792 CPUX86State *env = &cpu->env;
1793 char *value;
1794 int i;
1795
1796 value = g_malloc(48 + 1);
1797 for (i = 0; i < 48; i++) {
1798 value[i] = env->cpuid_model[i >> 2] >> (8 * (i & 3));
1799 }
1800 value[48] = '\0';
1801 return value;
1802 }
1803
1804 static void x86_cpuid_set_model_id(Object *obj, const char *model_id,
1805 Error **errp)
1806 {
1807 X86CPU *cpu = X86_CPU(obj);
1808 CPUX86State *env = &cpu->env;
1809 int c, len, i;
1810
1811 if (model_id == NULL) {
1812 model_id = "";
1813 }
1814 len = strlen(model_id);
1815 memset(env->cpuid_model, 0, 48);
1816 for (i = 0; i < 48; i++) {
1817 if (i >= len) {
1818 c = '\0';
1819 } else {
1820 c = (uint8_t)model_id[i];
1821 }
1822 env->cpuid_model[i >> 2] |= c << (8 * (i & 3));
1823 }
1824 }
1825
1826 static void x86_cpuid_get_tsc_freq(Object *obj, Visitor *v, const char *name,
1827 void *opaque, Error **errp)
1828 {
1829 X86CPU *cpu = X86_CPU(obj);
1830 int64_t value;
1831
1832 value = cpu->env.tsc_khz * 1000;
1833 visit_type_int(v, name, &value, errp);
1834 }
1835
1836 static void x86_cpuid_set_tsc_freq(Object *obj, Visitor *v, const char *name,
1837 void *opaque, Error **errp)
1838 {
1839 X86CPU *cpu = X86_CPU(obj);
1840 const int64_t min = 0;
1841 const int64_t max = INT64_MAX;
1842 Error *local_err = NULL;
1843 int64_t value;
1844
1845 visit_type_int(v, name, &value, &local_err);
1846 if (local_err) {
1847 error_propagate(errp, local_err);
1848 return;
1849 }
1850 if (value < min || value > max) {
1851 error_setg(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
1852 name ? name : "null", value, min, max);
1853 return;
1854 }
1855
1856 cpu->env.tsc_khz = cpu->env.user_tsc_khz = value / 1000;
1857 }
1858
1859 /* Generic getter for "feature-words" and "filtered-features" properties */
1860 static void x86_cpu_get_feature_words(Object *obj, Visitor *v,
1861 const char *name, void *opaque,
1862 Error **errp)
1863 {
1864 uint32_t *array = (uint32_t *)opaque;
1865 FeatureWord w;
1866 X86CPUFeatureWordInfo word_infos[FEATURE_WORDS] = { };
1867 X86CPUFeatureWordInfoList list_entries[FEATURE_WORDS] = { };
1868 X86CPUFeatureWordInfoList *list = NULL;
1869
1870 for (w = 0; w < FEATURE_WORDS; w++) {
1871 FeatureWordInfo *wi = &feature_word_info[w];
1872 X86CPUFeatureWordInfo *qwi = &word_infos[w];
1873 qwi->cpuid_input_eax = wi->cpuid_eax;
1874 qwi->has_cpuid_input_ecx = wi->cpuid_needs_ecx;
1875 qwi->cpuid_input_ecx = wi->cpuid_ecx;
1876 qwi->cpuid_register = x86_reg_info_32[wi->cpuid_reg].qapi_enum;
1877 qwi->features = array[w];
1878
1879 /* List will be in reverse order, but order shouldn't matter */
1880 list_entries[w].next = list;
1881 list_entries[w].value = &word_infos[w];
1882 list = &list_entries[w];
1883 }
1884
1885 visit_type_X86CPUFeatureWordInfoList(v, "feature-words", &list, errp);
1886 }
1887
1888 static void x86_get_hv_spinlocks(Object *obj, Visitor *v, const char *name,
1889 void *opaque, Error **errp)
1890 {
1891 X86CPU *cpu = X86_CPU(obj);
1892 int64_t value = cpu->hyperv_spinlock_attempts;
1893
1894 visit_type_int(v, name, &value, errp);
1895 }
1896
1897 static void x86_set_hv_spinlocks(Object *obj, Visitor *v, const char *name,
1898 void *opaque, Error **errp)
1899 {
1900 const int64_t min = 0xFFF;
1901 const int64_t max = UINT_MAX;
1902 X86CPU *cpu = X86_CPU(obj);
1903 Error *err = NULL;
1904 int64_t value;
1905
1906 visit_type_int(v, name, &value, &err);
1907 if (err) {
1908 error_propagate(errp, err);
1909 return;
1910 }
1911
1912 if (value < min || value > max) {
1913 error_setg(errp, "Property %s.%s doesn't take value %" PRId64
1914 " (minimum: %" PRId64 ", maximum: %" PRId64 ")",
1915 object_get_typename(obj), name ? name : "null",
1916 value, min, max);
1917 return;
1918 }
1919 cpu->hyperv_spinlock_attempts = value;
1920 }
1921
1922 static PropertyInfo qdev_prop_spinlocks = {
1923 .name = "int",
1924 .get = x86_get_hv_spinlocks,
1925 .set = x86_set_hv_spinlocks,
1926 };
1927
1928 /* Convert all '_' in a feature string option name to '-', to make feature
1929 * name conform to QOM property naming rule, which uses '-' instead of '_'.
1930 */
1931 static inline void feat2prop(char *s)
1932 {
1933 while ((s = strchr(s, '_'))) {
1934 *s = '-';
1935 }
1936 }
1937
1938 /* Return the feature property name for a feature flag bit */
1939 static const char *x86_cpu_feature_name(FeatureWord w, int bitnr)
1940 {
1941 /* XSAVE components are automatically enabled by other features,
1942 * so return the original feature name instead
1943 */
1944 if (w == FEAT_XSAVE_COMP_LO || w == FEAT_XSAVE_COMP_HI) {
1945 int comp = (w == FEAT_XSAVE_COMP_HI) ? bitnr + 32 : bitnr;
1946
1947 if (comp < ARRAY_SIZE(x86_ext_save_areas) &&
1948 x86_ext_save_areas[comp].bits) {
1949 w = x86_ext_save_areas[comp].feature;
1950 bitnr = ctz32(x86_ext_save_areas[comp].bits);
1951 }
1952 }
1953
1954 assert(bitnr < 32);
1955 assert(w < FEATURE_WORDS);
1956 return feature_word_info[w].feat_names[bitnr];
1957 }
1958
1959 /* Compatibily hack to maintain legacy +-feat semantic,
1960 * where +-feat overwrites any feature set by
1961 * feat=on|feat even if the later is parsed after +-feat
1962 * (i.e. "-x2apic,x2apic=on" will result in x2apic disabled)
1963 */
1964 static GList *plus_features, *minus_features;
1965
1966 static gint compare_string(gconstpointer a, gconstpointer b)
1967 {
1968 return g_strcmp0(a, b);
1969 }
1970
1971 /* Parse "+feature,-feature,feature=foo" CPU feature string
1972 */
1973 static void x86_cpu_parse_featurestr(const char *typename, char *features,
1974 Error **errp)
1975 {
1976 char *featurestr; /* Single 'key=value" string being parsed */
1977 static bool cpu_globals_initialized;
1978 bool ambiguous = false;
1979
1980 if (cpu_globals_initialized) {
1981 return;
1982 }
1983 cpu_globals_initialized = true;
1984
1985 if (!features) {
1986 return;
1987 }
1988
1989 for (featurestr = strtok(features, ",");
1990 featurestr;
1991 featurestr = strtok(NULL, ",")) {
1992 const char *name;
1993 const char *val = NULL;
1994 char *eq = NULL;
1995 char num[32];
1996 GlobalProperty *prop;
1997
1998 /* Compatibility syntax: */
1999 if (featurestr[0] == '+') {
2000 plus_features = g_list_append(plus_features,
2001 g_strdup(featurestr + 1));
2002 continue;
2003 } else if (featurestr[0] == '-') {
2004 minus_features = g_list_append(minus_features,
2005 g_strdup(featurestr + 1));
2006 continue;
2007 }
2008
2009 eq = strchr(featurestr, '=');
2010 if (eq) {
2011 *eq++ = 0;
2012 val = eq;
2013 } else {
2014 val = "on";
2015 }
2016
2017 feat2prop(featurestr);
2018 name = featurestr;
2019
2020 if (g_list_find_custom(plus_features, name, compare_string)) {
2021 error_report("warning: Ambiguous CPU model string. "
2022 "Don't mix both \"+%s\" and \"%s=%s\"",
2023 name, name, val);
2024 ambiguous = true;
2025 }
2026 if (g_list_find_custom(minus_features, name, compare_string)) {
2027 error_report("warning: Ambiguous CPU model string. "
2028 "Don't mix both \"-%s\" and \"%s=%s\"",
2029 name, name, val);
2030 ambiguous = true;
2031 }
2032
2033 /* Special case: */
2034 if (!strcmp(name, "tsc-freq")) {
2035 int ret;
2036 uint64_t tsc_freq;
2037
2038 ret = qemu_strtosz_metric(val, NULL, &tsc_freq);
2039 if (ret < 0 || tsc_freq > INT64_MAX) {
2040 error_setg(errp, "bad numerical value %s", val);
2041 return;
2042 }
2043 snprintf(num, sizeof(num), "%" PRId64, tsc_freq);
2044 val = num;
2045 name = "tsc-frequency";
2046 }
2047
2048 prop = g_new0(typeof(*prop), 1);
2049 prop->driver = typename;
2050 prop->property = g_strdup(name);
2051 prop->value = g_strdup(val);
2052 prop->errp = &error_fatal;
2053 qdev_prop_register_global(prop);
2054 }
2055
2056 if (ambiguous) {
2057 error_report("warning: Compatibility of ambiguous CPU model "
2058 "strings won't be kept on future QEMU versions");
2059 }
2060 }
2061
2062 static void x86_cpu_expand_features(X86CPU *cpu, Error **errp);
2063 static int x86_cpu_filter_features(X86CPU *cpu);
2064
2065 /* Check for missing features that may prevent the CPU class from
2066 * running using the current machine and accelerator.
2067 */
2068 static void x86_cpu_class_check_missing_features(X86CPUClass *xcc,
2069 strList **missing_feats)
2070 {
2071 X86CPU *xc;
2072 FeatureWord w;
2073 Error *err = NULL;
2074 strList **next = missing_feats;
2075
2076 if (xcc->kvm_required && !kvm_enabled()) {
2077 strList *new = g_new0(strList, 1);
2078 new->value = g_strdup("kvm");;
2079 *missing_feats = new;
2080 return;
2081 }
2082
2083 xc = X86_CPU(object_new(object_class_get_name(OBJECT_CLASS(xcc))));
2084
2085 x86_cpu_expand_features(xc, &err);
2086 if (err) {
2087 /* Errors at x86_cpu_expand_features should never happen,
2088 * but in case it does, just report the model as not
2089 * runnable at all using the "type" property.
2090 */
2091 strList *new = g_new0(strList, 1);
2092 new->value = g_strdup("type");
2093 *next = new;
2094 next = &new->next;
2095 }
2096
2097 x86_cpu_filter_features(xc);
2098
2099 for (w = 0; w < FEATURE_WORDS; w++) {
2100 uint32_t filtered = xc->filtered_features[w];
2101 int i;
2102 for (i = 0; i < 32; i++) {
2103 if (filtered & (1UL << i)) {
2104 strList *new = g_new0(strList, 1);
2105 new->value = g_strdup(x86_cpu_feature_name(w, i));
2106 *next = new;
2107 next = &new->next;
2108 }
2109 }
2110 }
2111
2112 object_unref(OBJECT(xc));
2113 }
2114
2115 /* Print all cpuid feature names in featureset
2116 */
2117 static void listflags(FILE *f, fprintf_function print, const char **featureset)
2118 {
2119 int bit;
2120 bool first = true;
2121
2122 for (bit = 0; bit < 32; bit++) {
2123 if (featureset[bit]) {
2124 print(f, "%s%s", first ? "" : " ", featureset[bit]);
2125 first = false;
2126 }
2127 }
2128 }
2129
2130 /* Sort alphabetically by type name, respecting X86CPUClass::ordering. */
2131 static gint x86_cpu_list_compare(gconstpointer a, gconstpointer b)
2132 {
2133 ObjectClass *class_a = (ObjectClass *)a;
2134 ObjectClass *class_b = (ObjectClass *)b;
2135 X86CPUClass *cc_a = X86_CPU_CLASS(class_a);
2136 X86CPUClass *cc_b = X86_CPU_CLASS(class_b);
2137 const char *name_a, *name_b;
2138
2139 if (cc_a->ordering != cc_b->ordering) {
2140 return cc_a->ordering - cc_b->ordering;
2141 } else {
2142 name_a = object_class_get_name(class_a);
2143 name_b = object_class_get_name(class_b);
2144 return strcmp(name_a, name_b);
2145 }
2146 }
2147
2148 static GSList *get_sorted_cpu_model_list(void)
2149 {
2150 GSList *list = object_class_get_list(TYPE_X86_CPU, false);
2151 list = g_slist_sort(list, x86_cpu_list_compare);
2152 return list;
2153 }
2154
2155 static void x86_cpu_list_entry(gpointer data, gpointer user_data)
2156 {
2157 ObjectClass *oc = data;
2158 X86CPUClass *cc = X86_CPU_CLASS(oc);
2159 CPUListState *s = user_data;
2160 char *name = x86_cpu_class_get_model_name(cc);
2161 const char *desc = cc->model_description;
2162 if (!desc) {
2163 desc = cc->cpu_def->model_id;
2164 }
2165
2166 (*s->cpu_fprintf)(s->file, "x86 %16s %-48s\n",
2167 name, desc);
2168 g_free(name);
2169 }
2170
2171 /* list available CPU models and flags */
2172 void x86_cpu_list(FILE *f, fprintf_function cpu_fprintf)
2173 {
2174 int i;
2175 CPUListState s = {
2176 .file = f,
2177 .cpu_fprintf = cpu_fprintf,
2178 };
2179 GSList *list;
2180
2181 (*cpu_fprintf)(f, "Available CPUs:\n");
2182 list = get_sorted_cpu_model_list();
2183 g_slist_foreach(list, x86_cpu_list_entry, &s);
2184 g_slist_free(list);
2185
2186 (*cpu_fprintf)(f, "\nRecognized CPUID flags:\n");
2187 for (i = 0; i < ARRAY_SIZE(feature_word_info); i++) {
2188 FeatureWordInfo *fw = &feature_word_info[i];
2189
2190 (*cpu_fprintf)(f, " ");
2191 listflags(f, cpu_fprintf, fw->feat_names);
2192 (*cpu_fprintf)(f, "\n");
2193 }
2194 }
2195
2196 static void x86_cpu_definition_entry(gpointer data, gpointer user_data)
2197 {
2198 ObjectClass *oc = data;
2199 X86CPUClass *cc = X86_CPU_CLASS(oc);
2200 CpuDefinitionInfoList **cpu_list = user_data;
2201 CpuDefinitionInfoList *entry;
2202 CpuDefinitionInfo *info;
2203
2204 info = g_malloc0(sizeof(*info));
2205 info->name = x86_cpu_class_get_model_name(cc);
2206 x86_cpu_class_check_missing_features(cc, &info->unavailable_features);
2207 info->has_unavailable_features = true;
2208 info->q_typename = g_strdup(object_class_get_name(oc));
2209 info->migration_safe = cc->migration_safe;
2210 info->has_migration_safe = true;
2211
2212 entry = g_malloc0(sizeof(*entry));
2213 entry->value = info;
2214 entry->next = *cpu_list;
2215 *cpu_list = entry;
2216 }
2217
2218 CpuDefinitionInfoList *arch_query_cpu_definitions(Error **errp)
2219 {
2220 CpuDefinitionInfoList *cpu_list = NULL;
2221 GSList *list = get_sorted_cpu_model_list();
2222 g_slist_foreach(list, x86_cpu_definition_entry, &cpu_list);
2223 g_slist_free(list);
2224 return cpu_list;
2225 }
2226
2227 static uint32_t x86_cpu_get_supported_feature_word(FeatureWord w,
2228 bool migratable_only)
2229 {
2230 FeatureWordInfo *wi = &feature_word_info[w];
2231 uint32_t r;
2232
2233 if (kvm_enabled()) {
2234 r = kvm_arch_get_supported_cpuid(kvm_state, wi->cpuid_eax,
2235 wi->cpuid_ecx,
2236 wi->cpuid_reg);
2237 } else if (tcg_enabled()) {
2238 r = wi->tcg_features;
2239 } else {
2240 return ~0;
2241 }
2242 if (migratable_only) {
2243 r &= x86_cpu_get_migratable_flags(w);
2244 }
2245 return r;
2246 }
2247
2248 static void x86_cpu_report_filtered_features(X86CPU *cpu)
2249 {
2250 FeatureWord w;
2251
2252 for (w = 0; w < FEATURE_WORDS; w++) {
2253 report_unavailable_features(w, cpu->filtered_features[w]);
2254 }
2255 }
2256
2257 static void x86_cpu_apply_props(X86CPU *cpu, PropValue *props)
2258 {
2259 PropValue *pv;
2260 for (pv = props; pv->prop; pv++) {
2261 if (!pv->value) {
2262 continue;
2263 }
2264 object_property_parse(OBJECT(cpu), pv->value, pv->prop,
2265 &error_abort);
2266 }
2267 }
2268
2269 /* Load data from X86CPUDefinition
2270 */
2271 static void x86_cpu_load_def(X86CPU *cpu, X86CPUDefinition *def, Error **errp)
2272 {
2273 CPUX86State *env = &cpu->env;
2274 const char *vendor;
2275 char host_vendor[CPUID_VENDOR_SZ + 1];
2276 FeatureWord w;
2277
2278 /* CPU models only set _minimum_ values for level/xlevel: */
2279 object_property_set_int(OBJECT(cpu), def->level, "min-level", errp);
2280 object_property_set_int(OBJECT(cpu), def->xlevel, "min-xlevel", errp);
2281
2282 object_property_set_int(OBJECT(cpu), def->family, "family", errp);
2283 object_property_set_int(OBJECT(cpu), def->model, "model", errp);
2284 object_property_set_int(OBJECT(cpu), def->stepping, "stepping", errp);
2285 object_property_set_str(OBJECT(cpu), def->model_id, "model-id", errp);
2286 for (w = 0; w < FEATURE_WORDS; w++) {
2287 env->features[w] = def->features[w];
2288 }
2289
2290 /* Special cases not set in the X86CPUDefinition structs: */
2291 if (kvm_enabled()) {
2292 if (!kvm_irqchip_in_kernel()) {
2293 x86_cpu_change_kvm_default("x2apic", "off");
2294 }
2295
2296 x86_cpu_apply_props(cpu, kvm_default_props);
2297 } else if (tcg_enabled()) {
2298 x86_cpu_apply_props(cpu, tcg_default_props);
2299 }
2300
2301 env->features[FEAT_1_ECX] |= CPUID_EXT_HYPERVISOR;
2302
2303 /* sysenter isn't supported in compatibility mode on AMD,
2304 * syscall isn't supported in compatibility mode on Intel.
2305 * Normally we advertise the actual CPU vendor, but you can
2306 * override this using the 'vendor' property if you want to use
2307 * KVM's sysenter/syscall emulation in compatibility mode and
2308 * when doing cross vendor migration
2309 */
2310 vendor = def->vendor;
2311 if (kvm_enabled()) {
2312 uint32_t ebx = 0, ecx = 0, edx = 0;
2313 host_cpuid(0, 0, NULL, &ebx, &ecx, &edx);
2314 x86_cpu_vendor_words2str(host_vendor, ebx, edx, ecx);
2315 vendor = host_vendor;
2316 }
2317
2318 object_property_set_str(OBJECT(cpu), vendor, "vendor", errp);
2319
2320 }
2321
2322 X86CPU *cpu_x86_init(const char *cpu_model)
2323 {
2324 return X86_CPU(cpu_generic_init(TYPE_X86_CPU, cpu_model));
2325 }
2326
2327 static void x86_cpu_cpudef_class_init(ObjectClass *oc, void *data)
2328 {
2329 X86CPUDefinition *cpudef = data;
2330 X86CPUClass *xcc = X86_CPU_CLASS(oc);
2331
2332 xcc->cpu_def = cpudef;
2333 xcc->migration_safe = true;
2334 }
2335
2336 static void x86_register_cpudef_type(X86CPUDefinition *def)
2337 {
2338 char *typename = x86_cpu_type_name(def->name);
2339 TypeInfo ti = {
2340 .name = typename,
2341 .parent = TYPE_X86_CPU,
2342 .class_init = x86_cpu_cpudef_class_init,
2343 .class_data = def,
2344 };
2345
2346 /* AMD aliases are handled at runtime based on CPUID vendor, so
2347 * they shouldn't be set on the CPU model table.
2348 */
2349 assert(!(def->features[FEAT_8000_0001_EDX] & CPUID_EXT2_AMD_ALIASES));
2350
2351 type_register(&ti);
2352 g_free(typename);
2353 }
2354
2355 #if !defined(CONFIG_USER_ONLY)
2356
2357 void cpu_clear_apic_feature(CPUX86State *env)
2358 {
2359 env->features[FEAT_1_EDX] &= ~CPUID_APIC;
2360 }
2361
2362 #endif /* !CONFIG_USER_ONLY */
2363
2364 void cpu_x86_cpuid(CPUX86State *env, uint32_t index, uint32_t count,
2365 uint32_t *eax, uint32_t *ebx,
2366 uint32_t *ecx, uint32_t *edx)
2367 {
2368 X86CPU *cpu = x86_env_get_cpu(env);
2369 CPUState *cs = CPU(cpu);
2370 uint32_t pkg_offset;
2371
2372 /* test if maximum index reached */
2373 if (index & 0x80000000) {
2374 if (index > env->cpuid_xlevel) {
2375 if (env->cpuid_xlevel2 > 0) {
2376 /* Handle the Centaur's CPUID instruction. */
2377 if (index > env->cpuid_xlevel2) {
2378 index = env->cpuid_xlevel2;
2379 } else if (index < 0xC0000000) {
2380 index = env->cpuid_xlevel;
2381 }
2382 } else {
2383 /* Intel documentation states that invalid EAX input will
2384 * return the same information as EAX=cpuid_level
2385 * (Intel SDM Vol. 2A - Instruction Set Reference - CPUID)
2386 */
2387 index = env->cpuid_level;
2388 }
2389 }
2390 } else {
2391 if (index > env->cpuid_level)
2392 index = env->cpuid_level;
2393 }
2394
2395 switch(index) {
2396 case 0:
2397 *eax = env->cpuid_level;
2398 *ebx = env->cpuid_vendor1;
2399 *edx = env->cpuid_vendor2;
2400 *ecx = env->cpuid_vendor3;
2401 break;
2402 case 1:
2403 *eax = env->cpuid_version;
2404 *ebx = (cpu->apic_id << 24) |
2405 8 << 8; /* CLFLUSH size in quad words, Linux wants it. */
2406 *ecx = env->features[FEAT_1_ECX];
2407 if ((*ecx & CPUID_EXT_XSAVE) && (env->cr[4] & CR4_OSXSAVE_MASK)) {
2408 *ecx |= CPUID_EXT_OSXSAVE;
2409 }
2410 *edx = env->features[FEAT_1_EDX];
2411 if (cs->nr_cores * cs->nr_threads > 1) {
2412 *ebx |= (cs->nr_cores * cs->nr_threads) << 16;
2413 *edx |= CPUID_HT;
2414 }
2415 break;
2416 case 2:
2417 /* cache info: needed for Pentium Pro compatibility */
2418 if (cpu->cache_info_passthrough) {
2419 host_cpuid(index, 0, eax, ebx, ecx, edx);
2420 break;
2421 }
2422 *eax = 1; /* Number of CPUID[EAX=2] calls required */
2423 *ebx = 0;
2424 if (!cpu->enable_l3_cache) {
2425 *ecx = 0;
2426 } else {
2427 *ecx = L3_N_DESCRIPTOR;
2428 }
2429 *edx = (L1D_DESCRIPTOR << 16) | \
2430 (L1I_DESCRIPTOR << 8) | \
2431 (L2_DESCRIPTOR);
2432 break;
2433 case 4:
2434 /* cache info: needed for Core compatibility */
2435 if (cpu->cache_info_passthrough) {
2436 host_cpuid(index, count, eax, ebx, ecx, edx);
2437 *eax &= ~0xFC000000;
2438 } else {
2439 *eax = 0;
2440 switch (count) {
2441 case 0: /* L1 dcache info */
2442 *eax |= CPUID_4_TYPE_DCACHE | \
2443 CPUID_4_LEVEL(1) | \
2444 CPUID_4_SELF_INIT_LEVEL;
2445 *ebx = (L1D_LINE_SIZE - 1) | \
2446 ((L1D_PARTITIONS - 1) << 12) | \
2447 ((L1D_ASSOCIATIVITY - 1) << 22);
2448 *ecx = L1D_SETS - 1;
2449 *edx = CPUID_4_NO_INVD_SHARING;
2450 break;
2451 case 1: /* L1 icache info */
2452 *eax |= CPUID_4_TYPE_ICACHE | \
2453 CPUID_4_LEVEL(1) | \
2454 CPUID_4_SELF_INIT_LEVEL;
2455 *ebx = (L1I_LINE_SIZE - 1) | \
2456 ((L1I_PARTITIONS - 1) << 12) | \
2457 ((L1I_ASSOCIATIVITY - 1) << 22);
2458 *ecx = L1I_SETS - 1;
2459 *edx = CPUID_4_NO_INVD_SHARING;
2460 break;
2461 case 2: /* L2 cache info */
2462 *eax |= CPUID_4_TYPE_UNIFIED | \
2463 CPUID_4_LEVEL(2) | \
2464 CPUID_4_SELF_INIT_LEVEL;
2465 if (cs->nr_threads > 1) {
2466 *eax |= (cs->nr_threads - 1) << 14;
2467 }
2468 *ebx = (L2_LINE_SIZE - 1) | \
2469 ((L2_PARTITIONS - 1) << 12) | \
2470 ((L2_ASSOCIATIVITY - 1) << 22);
2471 *ecx = L2_SETS - 1;
2472 *edx = CPUID_4_NO_INVD_SHARING;
2473 break;
2474 case 3: /* L3 cache info */
2475 if (!cpu->enable_l3_cache) {
2476 *eax = 0;
2477 *ebx = 0;
2478 *ecx = 0;
2479 *edx = 0;
2480 break;
2481 }
2482 *eax |= CPUID_4_TYPE_UNIFIED | \
2483 CPUID_4_LEVEL(3) | \
2484 CPUID_4_SELF_INIT_LEVEL;
2485 pkg_offset = apicid_pkg_offset(cs->nr_cores, cs->nr_threads);
2486 *eax |= ((1 << pkg_offset) - 1) << 14;
2487 *ebx = (L3_N_LINE_SIZE - 1) | \
2488 ((L3_N_PARTITIONS - 1) << 12) | \
2489 ((L3_N_ASSOCIATIVITY - 1) << 22);
2490 *ecx = L3_N_SETS - 1;
2491 *edx = CPUID_4_INCLUSIVE | CPUID_4_COMPLEX_IDX;
2492 break;
2493 default: /* end of info */
2494 *eax = 0;
2495 *ebx = 0;
2496 *ecx = 0;
2497 *edx = 0;
2498 break;
2499 }
2500 }
2501
2502 /* QEMU gives out its own APIC IDs, never pass down bits 31..26. */
2503 if ((*eax & 31) && cs->nr_cores > 1) {
2504 *eax |= (cs->nr_cores - 1) << 26;
2505 }
2506 break;
2507 case 5:
2508 /* mwait info: needed for Core compatibility */
2509 *eax = 0; /* Smallest monitor-line size in bytes */
2510 *ebx = 0; /* Largest monitor-line size in bytes */
2511 *ecx = CPUID_MWAIT_EMX | CPUID_MWAIT_IBE;
2512 *edx = 0;
2513 break;
2514 case 6:
2515 /* Thermal and Power Leaf */
2516 *eax = env->features[FEAT_6_EAX];
2517 *ebx = 0;
2518 *ecx = 0;
2519 *edx = 0;
2520 break;
2521 case 7:
2522 /* Structured Extended Feature Flags Enumeration Leaf */
2523 if (count == 0) {
2524 *eax = 0; /* Maximum ECX value for sub-leaves */
2525 *ebx = env->features[FEAT_7_0_EBX]; /* Feature flags */
2526 *ecx = env->features[FEAT_7_0_ECX]; /* Feature flags */
2527 if ((*ecx & CPUID_7_0_ECX_PKU) && env->cr[4] & CR4_PKE_MASK) {
2528 *ecx |= CPUID_7_0_ECX_OSPKE;
2529 }
2530 *edx = env->features[FEAT_7_0_EDX]; /* Feature flags */
2531 } else {
2532 *eax = 0;
2533 *ebx = 0;
2534 *ecx = 0;
2535 *edx = 0;
2536 }
2537 break;
2538 case 9:
2539 /* Direct Cache Access Information Leaf */
2540 *eax = 0; /* Bits 0-31 in DCA_CAP MSR */
2541 *ebx = 0;
2542 *ecx = 0;
2543 *edx = 0;
2544 break;
2545 case 0xA:
2546 /* Architectural Performance Monitoring Leaf */
2547 if (kvm_enabled() && cpu->enable_pmu) {
2548 KVMState *s = cs->kvm_state;
2549
2550 *eax = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EAX);
2551 *ebx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EBX);
2552 *ecx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_ECX);
2553 *edx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EDX);
2554 } else {
2555 *eax = 0;
2556 *ebx = 0;
2557 *ecx = 0;
2558 *edx = 0;
2559 }
2560 break;
2561 case 0xB:
2562 /* Extended Topology Enumeration Leaf */
2563 if (!cpu->enable_cpuid_0xb) {
2564 *eax = *ebx = *ecx = *edx = 0;
2565 break;
2566 }
2567
2568 *ecx = count & 0xff;
2569 *edx = cpu->apic_id;
2570
2571 switch (count) {
2572 case 0:
2573 *eax = apicid_core_offset(cs->nr_cores, cs->nr_threads);
2574 *ebx = cs->nr_threads;
2575 *ecx |= CPUID_TOPOLOGY_LEVEL_SMT;
2576 break;
2577 case 1:
2578 *eax = apicid_pkg_offset(cs->nr_cores, cs->nr_threads);
2579 *ebx = cs->nr_cores * cs->nr_threads;
2580 *ecx |= CPUID_TOPOLOGY_LEVEL_CORE;
2581 break;
2582 default:
2583 *eax = 0;
2584 *ebx = 0;
2585 *ecx |= CPUID_TOPOLOGY_LEVEL_INVALID;
2586 }
2587
2588 assert(!(*eax & ~0x1f));
2589 *ebx &= 0xffff; /* The count doesn't need to be reliable. */
2590 break;
2591 case 0xD: {
2592 /* Processor Extended State */
2593 *eax = 0;
2594 *ebx = 0;
2595 *ecx = 0;
2596 *edx = 0;
2597 if (!(env->features[FEAT_1_ECX] & CPUID_EXT_XSAVE)) {
2598 break;
2599 }
2600
2601 if (count == 0) {
2602 *ecx = xsave_area_size(x86_cpu_xsave_components(cpu));
2603 *eax = env->features[FEAT_XSAVE_COMP_LO];
2604 *edx = env->features[FEAT_XSAVE_COMP_HI];
2605 *ebx = *ecx;
2606 } else if (count == 1) {
2607 *eax = env->features[FEAT_XSAVE];
2608 } else if (count < ARRAY_SIZE(x86_ext_save_areas)) {
2609 if ((x86_cpu_xsave_components(cpu) >> count) & 1) {
2610 const ExtSaveArea *esa = &x86_ext_save_areas[count];
2611 *eax = esa->size;
2612 *ebx = esa->offset;
2613 }
2614 }
2615 break;
2616 }
2617 case 0x80000000:
2618 *eax = env->cpuid_xlevel;
2619 *ebx = env->cpuid_vendor1;
2620 *edx = env->cpuid_vendor2;
2621 *ecx = env->cpuid_vendor3;
2622 break;
2623 case 0x80000001:
2624 *eax = env->cpuid_version;
2625 *ebx = 0;
2626 *ecx = env->features[FEAT_8000_0001_ECX];
2627 *edx = env->features[FEAT_8000_0001_EDX];
2628
2629 /* The Linux kernel checks for the CMPLegacy bit and
2630 * discards multiple thread information if it is set.
2631 * So don't set it here for Intel to make Linux guests happy.
2632 */
2633 if (cs->nr_cores * cs->nr_threads > 1) {
2634 if (env->cpuid_vendor1 != CPUID_VENDOR_INTEL_1 ||
2635 env->cpuid_vendor2 != CPUID_VENDOR_INTEL_2 ||
2636 env->cpuid_vendor3 != CPUID_VENDOR_INTEL_3) {
2637 *ecx |= 1 << 1; /* CmpLegacy bit */
2638 }
2639 }
2640 break;
2641 case 0x80000002:
2642 case 0x80000003:
2643 case 0x80000004:
2644 *eax = env->cpuid_model[(index - 0x80000002) * 4 + 0];
2645 *ebx = env->cpuid_model[(index - 0x80000002) * 4 + 1];
2646 *ecx = env->cpuid_model[(index - 0x80000002) * 4 + 2];
2647 *edx = env->cpuid_model[(index - 0x80000002) * 4 + 3];
2648 break;
2649 case 0x80000005:
2650 /* cache info (L1 cache) */
2651 if (cpu->cache_info_passthrough) {
2652 host_cpuid(index, 0, eax, ebx, ecx, edx);
2653 break;
2654 }
2655 *eax = (L1_DTLB_2M_ASSOC << 24) | (L1_DTLB_2M_ENTRIES << 16) | \
2656 (L1_ITLB_2M_ASSOC << 8) | (L1_ITLB_2M_ENTRIES);
2657 *ebx = (L1_DTLB_4K_ASSOC << 24) | (L1_DTLB_4K_ENTRIES << 16) | \
2658 (L1_ITLB_4K_ASSOC << 8) | (L1_ITLB_4K_ENTRIES);
2659 *ecx = (L1D_SIZE_KB_AMD << 24) | (L1D_ASSOCIATIVITY_AMD << 16) | \
2660 (L1D_LINES_PER_TAG << 8) | (L1D_LINE_SIZE);
2661 *edx = (L1I_SIZE_KB_AMD << 24) | (L1I_ASSOCIATIVITY_AMD << 16) | \
2662 (L1I_LINES_PER_TAG << 8) | (L1I_LINE_SIZE);
2663 break;
2664 case 0x80000006:
2665 /* cache info (L2 cache) */
2666 if (cpu->cache_info_passthrough) {
2667 host_cpuid(index, 0, eax, ebx, ecx, edx);
2668 break;
2669 }
2670 *eax = (AMD_ENC_ASSOC(L2_DTLB_2M_ASSOC) << 28) | \
2671 (L2_DTLB_2M_ENTRIES << 16) | \
2672 (AMD_ENC_ASSOC(L2_ITLB_2M_ASSOC) << 12) | \
2673 (L2_ITLB_2M_ENTRIES);
2674 *ebx = (AMD_ENC_ASSOC(L2_DTLB_4K_ASSOC) << 28) | \
2675 (L2_DTLB_4K_ENTRIES << 16) | \
2676 (AMD_ENC_ASSOC(L2_ITLB_4K_ASSOC) << 12) | \
2677 (L2_ITLB_4K_ENTRIES);
2678 *ecx = (L2_SIZE_KB_AMD << 16) | \
2679 (AMD_ENC_ASSOC(L2_ASSOCIATIVITY) << 12) | \
2680 (L2_LINES_PER_TAG << 8) | (L2_LINE_SIZE);
2681 if (!cpu->enable_l3_cache) {
2682 *edx = ((L3_SIZE_KB / 512) << 18) | \
2683 (AMD_ENC_ASSOC(L3_ASSOCIATIVITY) << 12) | \
2684 (L3_LINES_PER_TAG << 8) | (L3_LINE_SIZE);
2685 } else {
2686 *edx = ((L3_N_SIZE_KB_AMD / 512) << 18) | \
2687 (AMD_ENC_ASSOC(L3_N_ASSOCIATIVITY) << 12) | \
2688 (L3_N_LINES_PER_TAG << 8) | (L3_N_LINE_SIZE);
2689 }
2690 break;
2691 case 0x80000007:
2692 *eax = 0;
2693 *ebx = 0;
2694 *ecx = 0;
2695 *edx = env->features[FEAT_8000_0007_EDX];
2696 break;
2697 case 0x80000008:
2698 /* virtual & phys address size in low 2 bytes. */
2699 if (env->features[FEAT_8000_0001_EDX] & CPUID_EXT2_LM) {
2700 /* 64 bit processor */
2701 *eax = cpu->phys_bits; /* configurable physical bits */
2702 if (env->features[FEAT_7_0_ECX] & CPUID_7_0_ECX_LA57) {
2703 *eax |= 0x00003900; /* 57 bits virtual */
2704 } else {
2705 *eax |= 0x00003000; /* 48 bits virtual */
2706 }
2707 } else {
2708 *eax = cpu->phys_bits;
2709 }
2710 *ebx = 0;
2711 *ecx = 0;
2712 *edx = 0;
2713 if (cs->nr_cores * cs->nr_threads > 1) {
2714 *ecx |= (cs->nr_cores * cs->nr_threads) - 1;
2715 }
2716 break;
2717 case 0x8000000A:
2718 if (env->features[FEAT_8000_0001_ECX] & CPUID_EXT3_SVM) {
2719 *eax = 0x00000001; /* SVM Revision */
2720 *ebx = 0x00000010; /* nr of ASIDs */
2721 *ecx = 0;
2722 *edx = env->features[FEAT_SVM]; /* optional features */
2723 } else {
2724 *eax = 0;
2725 *ebx = 0;
2726 *ecx = 0;
2727 *edx = 0;
2728 }
2729 break;
2730 case 0xC0000000:
2731 *eax = env->cpuid_xlevel2;
2732 *ebx = 0;
2733 *ecx = 0;
2734 *edx = 0;
2735 break;
2736 case 0xC0000001:
2737 /* Support for VIA CPU's CPUID instruction */
2738 *eax = env->cpuid_version;
2739 *ebx = 0;
2740 *ecx = 0;
2741 *edx = env->features[FEAT_C000_0001_EDX];
2742 break;
2743 case 0xC0000002:
2744 case 0xC0000003:
2745 case 0xC0000004:
2746 /* Reserved for the future, and now filled with zero */
2747 *eax = 0;
2748 *ebx = 0;
2749 *ecx = 0;
2750 *edx = 0;
2751 break;
2752 default:
2753 /* reserved values: zero */
2754 *eax = 0;
2755 *ebx = 0;
2756 *ecx = 0;
2757 *edx = 0;
2758 break;
2759 }
2760 }
2761
2762 /* CPUClass::reset() */
2763 static void x86_cpu_reset(CPUState *s)
2764 {
2765 X86CPU *cpu = X86_CPU(s);
2766 X86CPUClass *xcc = X86_CPU_GET_CLASS(cpu);
2767 CPUX86State *env = &cpu->env;
2768 target_ulong cr4;
2769 uint64_t xcr0;
2770 int i;
2771
2772 xcc->parent_reset(s);
2773
2774 memset(env, 0, offsetof(CPUX86State, end_reset_fields));
2775
2776 env->old_exception = -1;
2777
2778 /* init to reset state */
2779
2780 env->hflags2 |= HF2_GIF_MASK;
2781
2782 cpu_x86_update_cr0(env, 0x60000010);
2783 env->a20_mask = ~0x0;
2784 env->smbase = 0x30000;
2785
2786 env->idt.limit = 0xffff;
2787 env->gdt.limit = 0xffff;
2788 env->ldt.limit = 0xffff;
2789 env->ldt.flags = DESC_P_MASK | (2 << DESC_TYPE_SHIFT);
2790 env->tr.limit = 0xffff;
2791 env->tr.flags = DESC_P_MASK | (11 << DESC_TYPE_SHIFT);
2792
2793 cpu_x86_load_seg_cache(env, R_CS, 0xf000, 0xffff0000, 0xffff,
2794 DESC_P_MASK | DESC_S_MASK | DESC_CS_MASK |
2795 DESC_R_MASK | DESC_A_MASK);
2796 cpu_x86_load_seg_cache(env, R_DS, 0, 0, 0xffff,
2797 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
2798 DESC_A_MASK);
2799 cpu_x86_load_seg_cache(env, R_ES, 0, 0, 0xffff,
2800 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
2801 DESC_A_MASK);
2802 cpu_x86_load_seg_cache(env, R_SS, 0, 0, 0xffff,
2803 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
2804 DESC_A_MASK);
2805 cpu_x86_load_seg_cache(env, R_FS, 0, 0, 0xffff,
2806 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
2807 DESC_A_MASK);
2808 cpu_x86_load_seg_cache(env, R_GS, 0, 0, 0xffff,
2809 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
2810 DESC_A_MASK);
2811
2812 env->eip = 0xfff0;
2813 env->regs[R_EDX] = env->cpuid_version;
2814
2815 env->eflags = 0x2;
2816
2817 /* FPU init */
2818 for (i = 0; i < 8; i++) {
2819 env->fptags[i] = 1;
2820 }
2821 cpu_set_fpuc(env, 0x37f);
2822
2823 env->mxcsr = 0x1f80;
2824 /* All units are in INIT state. */
2825 env->xstate_bv = 0;
2826
2827 env->pat = 0x0007040600070406ULL;
2828 env->msr_ia32_misc_enable = MSR_IA32_MISC_ENABLE_DEFAULT;
2829
2830 memset(env->dr, 0, sizeof(env->dr));
2831 env->dr[6] = DR6_FIXED_1;
2832 env->dr[7] = DR7_FIXED_1;
2833 cpu_breakpoint_remove_all(s, BP_CPU);
2834 cpu_watchpoint_remove_all(s, BP_CPU);
2835
2836 cr4 = 0;
2837 xcr0 = XSTATE_FP_MASK;
2838
2839 #ifdef CONFIG_USER_ONLY
2840 /* Enable all the features for user-mode. */
2841 if (env->features[FEAT_1_EDX] & CPUID_SSE) {
2842 xcr0 |= XSTATE_SSE_MASK;
2843 }
2844 for (i = 2; i < ARRAY_SIZE(x86_ext_save_areas); i++) {
2845 const ExtSaveArea *esa = &x86_ext_save_areas[i];
2846 if (env->features[esa->feature] & esa->bits) {
2847 xcr0 |= 1ull << i;
2848 }
2849 }
2850
2851 if (env->features[FEAT_1_ECX] & CPUID_EXT_XSAVE) {
2852 cr4 |= CR4_OSFXSR_MASK | CR4_OSXSAVE_MASK;
2853 }
2854 if (env->features[FEAT_7_0_EBX] & CPUID_7_0_EBX_FSGSBASE) {
2855 cr4 |= CR4_FSGSBASE_MASK;
2856 }
2857 #endif
2858
2859 env->xcr0 = xcr0;
2860 cpu_x86_update_cr4(env, cr4);
2861
2862 /*
2863 * SDM 11.11.5 requires:
2864 * - IA32_MTRR_DEF_TYPE MSR.E = 0
2865 * - IA32_MTRR_PHYSMASKn.V = 0
2866 * All other bits are undefined. For simplification, zero it all.
2867 */
2868 env->mtrr_deftype = 0;
2869 memset(env->mtrr_var, 0, sizeof(env->mtrr_var));
2870 memset(env->mtrr_fixed, 0, sizeof(env->mtrr_fixed));
2871
2872 #if !defined(CONFIG_USER_ONLY)
2873 /* We hard-wire the BSP to the first CPU. */
2874 apic_designate_bsp(cpu->apic_state, s->cpu_index == 0);
2875
2876 s->halted = !cpu_is_bsp(cpu);
2877
2878 if (kvm_enabled()) {
2879 kvm_arch_reset_vcpu(cpu);
2880 }
2881 #endif
2882 }
2883
2884 #ifndef CONFIG_USER_ONLY
2885 bool cpu_is_bsp(X86CPU *cpu)
2886 {
2887 return cpu_get_apic_base(cpu->apic_state) & MSR_IA32_APICBASE_BSP;
2888 }
2889
2890 /* TODO: remove me, when reset over QOM tree is implemented */
2891 static void x86_cpu_machine_reset_cb(void *opaque)
2892 {
2893 X86CPU *cpu = opaque;
2894 cpu_reset(CPU(cpu));
2895 }
2896 #endif
2897
2898 static void mce_init(X86CPU *cpu)
2899 {
2900 CPUX86State *cenv = &cpu->env;
2901 unsigned int bank;
2902
2903 if (((cenv->cpuid_version >> 8) & 0xf) >= 6
2904 && (cenv->features[FEAT_1_EDX] & (CPUID_MCE | CPUID_MCA)) ==
2905 (CPUID_MCE | CPUID_MCA)) {
2906 cenv->mcg_cap = MCE_CAP_DEF | MCE_BANKS_DEF |
2907 (cpu->enable_lmce ? MCG_LMCE_P : 0);
2908 cenv->mcg_ctl = ~(uint64_t)0;
2909 for (bank = 0; bank < MCE_BANKS_DEF; bank++) {
2910 cenv->mce_banks[bank * 4] = ~(uint64_t)0;
2911 }
2912 }
2913 }
2914
2915 #ifndef CONFIG_USER_ONLY
2916 APICCommonClass *apic_get_class(void)
2917 {
2918 const char *apic_type = "apic";
2919
2920 if (kvm_apic_in_kernel()) {
2921 apic_type = "kvm-apic";
2922 } else if (xen_enabled()) {
2923 apic_type = "xen-apic";
2924 }
2925
2926 return APIC_COMMON_CLASS(object_class_by_name(apic_type));
2927 }
2928
2929 static void x86_cpu_apic_create(X86CPU *cpu, Error **errp)
2930 {
2931 APICCommonState *apic;
2932 ObjectClass *apic_class = OBJECT_CLASS(apic_get_class());
2933
2934 cpu->apic_state = DEVICE(object_new(object_class_get_name(apic_class)));
2935
2936 object_property_add_child(OBJECT(cpu), "lapic",
2937 OBJECT(cpu->apic_state), &error_abort);
2938 object_unref(OBJECT(cpu->apic_state));
2939
2940 qdev_prop_set_uint32(cpu->apic_state, "id", cpu->apic_id);
2941 /* TODO: convert to link<> */
2942 apic = APIC_COMMON(cpu->apic_state);
2943 apic->cpu = cpu;
2944 apic->apicbase = APIC_DEFAULT_ADDRESS | MSR_IA32_APICBASE_ENABLE;
2945 }
2946
2947 static void x86_cpu_apic_realize(X86CPU *cpu, Error **errp)
2948 {
2949 APICCommonState *apic;
2950 static bool apic_mmio_map_once;
2951
2952 if (cpu->apic_state == NULL) {
2953 return;
2954 }
2955 object_property_set_bool(OBJECT(cpu->apic_state), true, "realized",
2956 errp);
2957
2958 /* Map APIC MMIO area */
2959 apic = APIC_COMMON(cpu->apic_state);
2960 if (!apic_mmio_map_once) {
2961 memory_region_add_subregion_overlap(get_system_memory(),
2962 apic->apicbase &
2963 MSR_IA32_APICBASE_BASE,
2964 &apic->io_memory,
2965 0x1000);
2966 apic_mmio_map_once = true;
2967 }
2968 }
2969
2970 static void x86_cpu_machine_done(Notifier *n, void *unused)
2971 {
2972 X86CPU *cpu = container_of(n, X86CPU, machine_done);
2973 MemoryRegion *smram =
2974 (MemoryRegion *) object_resolve_path("/machine/smram", NULL);
2975
2976 if (smram) {
2977 cpu->smram = g_new(MemoryRegion, 1);
2978 memory_region_init_alias(cpu->smram, OBJECT(cpu), "smram",
2979 smram, 0, 1ull << 32);
2980 memory_region_set_enabled(cpu->smram, false);
2981 memory_region_add_subregion_overlap(cpu->cpu_as_root, 0, cpu->smram, 1);
2982 }
2983 }
2984 #else
2985 static void x86_cpu_apic_realize(X86CPU *cpu, Error **errp)
2986 {
2987 }
2988 #endif
2989
2990 /* Note: Only safe for use on x86(-64) hosts */
2991 static uint32_t x86_host_phys_bits(void)
2992 {
2993 uint32_t eax;
2994 uint32_t host_phys_bits;
2995
2996 host_cpuid(0x80000000, 0, &eax, NULL, NULL, NULL);
2997 if (eax >= 0x80000008) {
2998 host_cpuid(0x80000008, 0, &eax, NULL, NULL, NULL);
2999 /* Note: According to AMD doc 25481 rev 2.34 they have a field
3000 * at 23:16 that can specify a maximum physical address bits for
3001 * the guest that can override this value; but I've not seen
3002 * anything with that set.
3003 */
3004 host_phys_bits = eax & 0xff;
3005 } else {
3006 /* It's an odd 64 bit machine that doesn't have the leaf for
3007 * physical address bits; fall back to 36 that's most older
3008 * Intel.
3009 */
3010 host_phys_bits = 36;
3011 }
3012
3013 return host_phys_bits;
3014 }
3015
3016 static void x86_cpu_adjust_level(X86CPU *cpu, uint32_t *min, uint32_t value)
3017 {
3018 if (*min < value) {
3019 *min = value;
3020 }
3021 }
3022
3023 /* Increase cpuid_min_{level,xlevel,xlevel2} automatically, if appropriate */
3024 static void x86_cpu_adjust_feat_level(X86CPU *cpu, FeatureWord w)
3025 {
3026 CPUX86State *env = &cpu->env;
3027 FeatureWordInfo *fi = &feature_word_info[w];
3028 uint32_t eax = fi->cpuid_eax;
3029 uint32_t region = eax & 0xF0000000;
3030
3031 if (!env->features[w]) {
3032 return;
3033 }
3034
3035 switch (region) {
3036 case 0x00000000:
3037 x86_cpu_adjust_level(cpu, &env->cpuid_min_level, eax);
3038 break;
3039 case 0x80000000:
3040 x86_cpu_adjust_level(cpu, &env->cpuid_min_xlevel, eax);
3041 break;
3042 case 0xC0000000:
3043 x86_cpu_adjust_level(cpu, &env->cpuid_min_xlevel2, eax);
3044 break;
3045 }
3046 }
3047
3048 /* Calculate XSAVE components based on the configured CPU feature flags */
3049 static void x86_cpu_enable_xsave_components(X86CPU *cpu)
3050 {
3051 CPUX86State *env = &cpu->env;
3052 int i;
3053 uint64_t mask;
3054
3055 if (!(env->features[FEAT_1_ECX] & CPUID_EXT_XSAVE)) {
3056 return;
3057 }
3058
3059 mask = 0;
3060 for (i = 0; i < ARRAY_SIZE(x86_ext_save_areas); i++) {
3061 const ExtSaveArea *esa = &x86_ext_save_areas[i];
3062 if (env->features[esa->feature] & esa->bits) {
3063 mask |= (1ULL << i);
3064 }
3065 }
3066
3067 env->features[FEAT_XSAVE_COMP_LO] = mask;
3068 env->features[FEAT_XSAVE_COMP_HI] = mask >> 32;
3069 }
3070
3071 /***** Steps involved on loading and filtering CPUID data
3072 *
3073 * When initializing and realizing a CPU object, the steps
3074 * involved in setting up CPUID data are:
3075 *
3076 * 1) Loading CPU model definition (X86CPUDefinition). This is
3077 * implemented by x86_cpu_load_def() and should be completely
3078 * transparent, as it is done automatically by instance_init.
3079 * No code should need to look at X86CPUDefinition structs
3080 * outside instance_init.
3081 *
3082 * 2) CPU expansion. This is done by realize before CPUID
3083 * filtering, and will make sure host/accelerator data is
3084 * loaded for CPU models that depend on host capabilities
3085 * (e.g. "host"). Done by x86_cpu_expand_features().
3086 *
3087 * 3) CPUID filtering. This initializes extra data related to
3088 * CPUID, and checks if the host supports all capabilities
3089 * required by the CPU. Runnability of a CPU model is
3090 * determined at this step. Done by x86_cpu_filter_features().
3091 *
3092 * Some operations don't require all steps to be performed.
3093 * More precisely:
3094 *
3095 * - CPU instance creation (instance_init) will run only CPU
3096 * model loading. CPU expansion can't run at instance_init-time
3097 * because host/accelerator data may be not available yet.
3098 * - CPU realization will perform both CPU model expansion and CPUID
3099 * filtering, and return an error in case one of them fails.
3100 * - query-cpu-definitions needs to run all 3 steps. It needs
3101 * to run CPUID filtering, as the 'unavailable-features'
3102 * field is set based on the filtering results.
3103 * - The query-cpu-model-expansion QMP command only needs to run
3104 * CPU model loading and CPU expansion. It should not filter
3105 * any CPUID data based on host capabilities.
3106 */
3107
3108 /* Expand CPU configuration data, based on configured features
3109 * and host/accelerator capabilities when appropriate.
3110 */
3111 static void x86_cpu_expand_features(X86CPU *cpu, Error **errp)
3112 {
3113 CPUX86State *env = &cpu->env;
3114 FeatureWord w;
3115 GList *l;
3116 Error *local_err = NULL;
3117
3118 /*TODO: cpu->max_features incorrectly overwrites features
3119 * set using "feat=on|off". Once we fix this, we can convert
3120 * plus_features & minus_features to global properties
3121 * inside x86_cpu_parse_featurestr() too.
3122 */
3123 if (cpu->max_features) {
3124 for (w = 0; w < FEATURE_WORDS; w++) {
3125 env->features[w] =
3126 x86_cpu_get_supported_feature_word(w, cpu->migratable);
3127 }
3128 }
3129
3130 for (l = plus_features; l; l = l->next) {
3131 const char *prop = l->data;
3132 object_property_set_bool(OBJECT(cpu), true, prop, &local_err);
3133 if (local_err) {
3134 goto out;
3135 }
3136 }
3137
3138 for (l = minus_features; l; l = l->next) {
3139 const char *prop = l->data;
3140 object_property_set_bool(OBJECT(cpu), false, prop, &local_err);
3141 if (local_err) {
3142 goto out;
3143 }
3144 }
3145
3146 if (!kvm_enabled() || !cpu->expose_kvm) {
3147 env->features[FEAT_KVM] = 0;
3148 }
3149
3150 x86_cpu_enable_xsave_components(cpu);
3151
3152 /* CPUID[EAX=7,ECX=0].EBX always increased level automatically: */
3153 x86_cpu_adjust_feat_level(cpu, FEAT_7_0_EBX);
3154 if (cpu->full_cpuid_auto_level) {
3155 x86_cpu_adjust_feat_level(cpu, FEAT_1_EDX);
3156 x86_cpu_adjust_feat_level(cpu, FEAT_1_ECX);
3157 x86_cpu_adjust_feat_level(cpu, FEAT_6_EAX);
3158 x86_cpu_adjust_feat_level(cpu, FEAT_7_0_ECX);
3159 x86_cpu_adjust_feat_level(cpu, FEAT_8000_0001_EDX);
3160 x86_cpu_adjust_feat_level(cpu, FEAT_8000_0001_ECX);
3161 x86_cpu_adjust_feat_level(cpu, FEAT_8000_0007_EDX);
3162 x86_cpu_adjust_feat_level(cpu, FEAT_C000_0001_EDX);
3163 x86_cpu_adjust_feat_level(cpu, FEAT_SVM);
3164 x86_cpu_adjust_feat_level(cpu, FEAT_XSAVE);
3165 /* SVM requires CPUID[0x8000000A] */
3166 if (env->features[FEAT_8000_0001_ECX] & CPUID_EXT3_SVM) {
3167 x86_cpu_adjust_level(cpu, &env->cpuid_min_xlevel, 0x8000000A);
3168 }
3169 }
3170
3171 /* Set cpuid_*level* based on cpuid_min_*level, if not explicitly set */
3172 if (env->cpuid_level == UINT32_MAX) {
3173 env->cpuid_level = env->cpuid_min_level;
3174 }
3175 if (env->cpuid_xlevel == UINT32_MAX) {
3176 env->cpuid_xlevel = env->cpuid_min_xlevel;
3177 }
3178 if (env->cpuid_xlevel2 == UINT32_MAX) {
3179 env->cpuid_xlevel2 = env->cpuid_min_xlevel2;
3180 }
3181
3182 out:
3183 if (local_err != NULL) {
3184 error_propagate(errp, local_err);
3185 }
3186 }
3187
3188 /*
3189 * Finishes initialization of CPUID data, filters CPU feature
3190 * words based on host availability of each feature.
3191 *
3192 * Returns: 0 if all flags are supported by the host, non-zero otherwise.
3193 */
3194 static int x86_cpu_filter_features(X86CPU *cpu)
3195 {
3196 CPUX86State *env = &cpu->env;
3197 FeatureWord w;
3198 int rv = 0;
3199
3200 for (w = 0; w < FEATURE_WORDS; w++) {
3201 uint32_t host_feat =
3202 x86_cpu_get_supported_feature_word(w, false);
3203 uint32_t requested_features = env->features[w];
3204 env->features[w] &= host_feat;
3205 cpu->filtered_features[w] = requested_features & ~env->features[w];
3206 if (cpu->filtered_features[w]) {
3207 rv = 1;
3208 }
3209 }
3210
3211 return rv;
3212 }
3213
3214 #define IS_INTEL_CPU(env) ((env)->cpuid_vendor1 == CPUID_VENDOR_INTEL_1 && \
3215 (env)->cpuid_vendor2 == CPUID_VENDOR_INTEL_2 && \
3216 (env)->cpuid_vendor3 == CPUID_VENDOR_INTEL_3)
3217 #define IS_AMD_CPU(env) ((env)->cpuid_vendor1 == CPUID_VENDOR_AMD_1 && \
3218 (env)->cpuid_vendor2 == CPUID_VENDOR_AMD_2 && \
3219 (env)->cpuid_vendor3 == CPUID_VENDOR_AMD_3)
3220 static void x86_cpu_realizefn(DeviceState *dev, Error **errp)
3221 {
3222 CPUState *cs = CPU(dev);
3223 X86CPU *cpu = X86_CPU(dev);
3224 X86CPUClass *xcc = X86_CPU_GET_CLASS(dev);
3225 CPUX86State *env = &cpu->env;
3226 Error *local_err = NULL;
3227 static bool ht_warned;
3228
3229 if (xcc->kvm_required && !kvm_enabled()) {
3230 char *name = x86_cpu_class_get_model_name(xcc);
3231 error_setg(&local_err, "CPU model '%s' requires KVM", name);
3232 g_free(name);
3233 goto out;
3234 }
3235
3236 if (cpu->apic_id == UNASSIGNED_APIC_ID) {
3237 error_setg(errp, "apic-id property was not initialized properly");
3238 return;
3239 }
3240
3241 x86_cpu_expand_features(cpu, &local_err);
3242 if (local_err) {
3243 goto out;
3244 }
3245
3246 if (x86_cpu_filter_features(cpu) &&
3247 (cpu->check_cpuid || cpu->enforce_cpuid)) {
3248 x86_cpu_report_filtered_features(cpu);
3249 if (cpu->enforce_cpuid) {
3250 error_setg(&local_err,
3251 kvm_enabled() ?
3252 "Host doesn't support requested features" :
3253 "TCG doesn't support requested features");
3254 goto out;
3255 }
3256 }
3257
3258 /* On AMD CPUs, some CPUID[8000_0001].EDX bits must match the bits on
3259 * CPUID[1].EDX.
3260 */
3261 if (IS_AMD_CPU(env)) {
3262 env->features[FEAT_8000_0001_EDX] &= ~CPUID_EXT2_AMD_ALIASES;
3263 env->features[FEAT_8000_0001_EDX] |= (env->features[FEAT_1_EDX]
3264 & CPUID_EXT2_AMD_ALIASES);
3265 }
3266
3267 /* For 64bit systems think about the number of physical bits to present.
3268 * ideally this should be the same as the host; anything other than matching
3269 * the host can cause incorrect guest behaviour.
3270 * QEMU used to pick the magic value of 40 bits that corresponds to
3271 * consumer AMD devices but nothing else.
3272 */
3273 if (env->features[FEAT_8000_0001_EDX] & CPUID_EXT2_LM) {
3274 if (kvm_enabled()) {
3275 uint32_t host_phys_bits = x86_host_phys_bits();
3276 static bool warned;
3277
3278 if (cpu->host_phys_bits) {
3279 /* The user asked for us to use the host physical bits */
3280 cpu->phys_bits = host_phys_bits;
3281 }
3282
3283 /* Print a warning if the user set it to a value that's not the
3284 * host value.
3285 */
3286 if (cpu->phys_bits != host_phys_bits && cpu->phys_bits != 0 &&
3287 !warned) {
3288 error_report("Warning: Host physical bits (%u)"
3289 " does not match phys-bits property (%u)",
3290 host_phys_bits, cpu->phys_bits);
3291 warned = true;
3292 }
3293
3294 if (cpu->phys_bits &&
3295 (cpu->phys_bits > TARGET_PHYS_ADDR_SPACE_BITS ||
3296 cpu->phys_bits < 32)) {
3297 error_setg(errp, "phys-bits should be between 32 and %u "
3298 " (but is %u)",
3299 TARGET_PHYS_ADDR_SPACE_BITS, cpu->phys_bits);
3300 return;
3301 }
3302 } else {
3303 if (cpu->phys_bits && cpu->phys_bits != TCG_PHYS_ADDR_BITS) {
3304 error_setg(errp, "TCG only supports phys-bits=%u",
3305 TCG_PHYS_ADDR_BITS);
3306 return;
3307 }
3308 }
3309 /* 0 means it was not explicitly set by the user (or by machine
3310 * compat_props or by the host code above). In this case, the default
3311 * is the value used by TCG (40).
3312 */
3313 if (cpu->phys_bits == 0) {
3314 cpu->phys_bits = TCG_PHYS_ADDR_BITS;
3315 }
3316 } else {
3317 /* For 32 bit systems don't use the user set value, but keep
3318 * phys_bits consistent with what we tell the guest.
3319 */
3320 if (cpu->phys_bits != 0) {
3321 error_setg(errp, "phys-bits is not user-configurable in 32 bit");
3322 return;
3323 }
3324
3325 if (env->features[FEAT_1_EDX] & CPUID_PSE36) {
3326 cpu->phys_bits = 36;
3327 } else {
3328 cpu->phys_bits = 32;
3329 }
3330 }
3331 cpu_exec_realizefn(cs, &local_err);
3332 if (local_err != NULL) {
3333 error_propagate(errp, local_err);
3334 return;
3335 }
3336
3337 if (tcg_enabled()) {
3338 tcg_x86_init();
3339 }
3340
3341 #ifndef CONFIG_USER_ONLY
3342 qemu_register_reset(x86_cpu_machine_reset_cb, cpu);
3343
3344 if (cpu->env.features[FEAT_1_EDX] & CPUID_APIC || smp_cpus > 1) {
3345 x86_cpu_apic_create(cpu, &local_err);
3346 if (local_err != NULL) {
3347 goto out;
3348 }
3349 }
3350 #endif
3351
3352 mce_init(cpu);
3353
3354 #ifndef CONFIG_USER_ONLY
3355 if (tcg_enabled()) {
3356 AddressSpace *newas = g_new(AddressSpace, 1);
3357
3358 cpu->cpu_as_mem = g_new(MemoryRegion, 1);
3359 cpu->cpu_as_root = g_new(MemoryRegion, 1);
3360
3361 /* Outer container... */
3362 memory_region_init(cpu->cpu_as_root, OBJECT(cpu), "memory", ~0ull);
3363 memory_region_set_enabled(cpu->cpu_as_root, true);
3364
3365 /* ... with two regions inside: normal system memory with low
3366 * priority, and...
3367 */
3368 memory_region_init_alias(cpu->cpu_as_mem, OBJECT(cpu), "memory",
3369 get_system_memory(), 0, ~0ull);
3370 memory_region_add_subregion_overlap(cpu->cpu_as_root, 0, cpu->cpu_as_mem, 0);
3371 memory_region_set_enabled(cpu->cpu_as_mem, true);
3372 address_space_init(newas, cpu->cpu_as_root, "CPU");
3373 cs->num_ases = 1;
3374 cpu_address_space_init(cs, newas, 0);
3375
3376 /* ... SMRAM with higher priority, linked from /machine/smram. */
3377 cpu->machine_done.notify = x86_cpu_machine_done;
3378 qemu_add_machine_init_done_notifier(&cpu->machine_done);
3379 }
3380 #endif
3381
3382 qemu_init_vcpu(cs);
3383
3384 /* Only Intel CPUs support hyperthreading. Even though QEMU fixes this
3385 * issue by adjusting CPUID_0000_0001_EBX and CPUID_8000_0008_ECX
3386 * based on inputs (sockets,cores,threads), it is still better to gives
3387 * users a warning.
3388 *
3389 * NOTE: the following code has to follow qemu_init_vcpu(). Otherwise
3390 * cs->nr_threads hasn't be populated yet and the checking is incorrect.
3391 */
3392 if (!IS_INTEL_CPU(env) && cs->nr_threads > 1 && !ht_warned) {
3393 error_report("AMD CPU doesn't support hyperthreading. Please configure"
3394 " -smp options properly.");
3395 ht_warned = true;
3396 }
3397
3398 x86_cpu_apic_realize(cpu, &local_err);
3399 if (local_err != NULL) {
3400 goto out;
3401 }
3402 cpu_reset(cs);
3403
3404 xcc->parent_realize(dev, &local_err);
3405
3406 out:
3407 if (local_err != NULL) {
3408 error_propagate(errp, local_err);
3409 return;
3410 }
3411 }
3412
3413 static void x86_cpu_unrealizefn(DeviceState *dev, Error **errp)
3414 {
3415 X86CPU *cpu = X86_CPU(dev);
3416 X86CPUClass *xcc = X86_CPU_GET_CLASS(dev);
3417 Error *local_err = NULL;
3418
3419 #ifndef CONFIG_USER_ONLY
3420 cpu_remove_sync(CPU(dev));
3421 qemu_unregister_reset(x86_cpu_machine_reset_cb, dev);
3422 #endif
3423
3424 if (cpu->apic_state) {
3425 object_unparent(OBJECT(cpu->apic_state));
3426 cpu->apic_state = NULL;
3427 }
3428
3429 xcc->parent_unrealize(dev, &local_err);
3430 if (local_err != NULL) {
3431 error_propagate(errp, local_err);
3432 return;
3433 }
3434 }
3435
3436 typedef struct BitProperty {
3437 uint32_t *ptr;
3438 uint32_t mask;
3439 } BitProperty;
3440
3441 static void x86_cpu_get_bit_prop(Object *obj, Visitor *v, const char *name,
3442 void *opaque, Error **errp)
3443 {
3444 BitProperty *fp = opaque;
3445 bool value = (*fp->ptr & fp->mask) == fp->mask;
3446 visit_type_bool(v, name, &value, errp);
3447 }
3448
3449 static void x86_cpu_set_bit_prop(Object *obj, Visitor *v, const char *name,
3450 void *opaque, Error **errp)
3451 {
3452 DeviceState *dev = DEVICE(obj);
3453 BitProperty *fp = opaque;
3454 Error *local_err = NULL;
3455 bool value;
3456
3457 if (dev->realized) {
3458 qdev_prop_set_after_realize(dev, name, errp);
3459 return;
3460 }
3461
3462 visit_type_bool(v, name, &value, &local_err);
3463 if (local_err) {
3464 error_propagate(errp, local_err);
3465 return;
3466 }
3467
3468 if (value) {
3469 *fp->ptr |= fp->mask;
3470 } else {
3471 *fp->ptr &= ~fp->mask;
3472 }
3473 }
3474
3475 static void x86_cpu_release_bit_prop(Object *obj, const char *name,
3476 void *opaque)
3477 {
3478 BitProperty *prop = opaque;
3479 g_free(prop);
3480 }
3481
3482 /* Register a boolean property to get/set a single bit in a uint32_t field.
3483 *
3484 * The same property name can be registered multiple times to make it affect
3485 * multiple bits in the same FeatureWord. In that case, the getter will return
3486 * true only if all bits are set.
3487 */
3488 static void x86_cpu_register_bit_prop(X86CPU *cpu,
3489 const char *prop_name,
3490 uint32_t *field,
3491 int bitnr)
3492 {
3493 BitProperty *fp;
3494 ObjectProperty *op;
3495 uint32_t mask = (1UL << bitnr);
3496
3497 op = object_property_find(OBJECT(cpu), prop_name, NULL);
3498 if (op) {
3499 fp = op->opaque;
3500 assert(fp->ptr == field);
3501 fp->mask |= mask;
3502 } else {
3503 fp = g_new0(BitProperty, 1);
3504 fp->ptr = field;
3505 fp->mask = mask;
3506 object_property_add(OBJECT(cpu), prop_name, "bool",
3507 x86_cpu_get_bit_prop,
3508 x86_cpu_set_bit_prop,
3509 x86_cpu_release_bit_prop, fp, &error_abort);
3510 }
3511 }
3512
3513 static void x86_cpu_register_feature_bit_props(X86CPU *cpu,
3514 FeatureWord w,
3515 int bitnr)
3516 {
3517 FeatureWordInfo *fi = &feature_word_info[w];
3518 const char *name = fi->feat_names[bitnr];
3519
3520 if (!name) {
3521 return;
3522 }
3523
3524 /* Property names should use "-" instead of "_".
3525 * Old names containing underscores are registered as aliases
3526 * using object_property_add_alias()
3527 */
3528 assert(!strchr(name, '_'));
3529 /* aliases don't use "|" delimiters anymore, they are registered
3530 * manually using object_property_add_alias() */
3531 assert(!strchr(name, '|'));
3532 x86_cpu_register_bit_prop(cpu, name, &cpu->env.features[w], bitnr);
3533 }
3534
3535 static GuestPanicInformation *x86_cpu_get_crash_info(CPUState *cs)
3536 {
3537 X86CPU *cpu = X86_CPU(cs);
3538 CPUX86State *env = &cpu->env;
3539 GuestPanicInformation *panic_info = NULL;
3540
3541 if (env->features[FEAT_HYPERV_EDX] & HV_X64_GUEST_CRASH_MSR_AVAILABLE) {
3542 GuestPanicInformationHyperV *panic_info_hv =
3543 g_malloc0(sizeof(GuestPanicInformationHyperV));
3544 panic_info = g_malloc0(sizeof(GuestPanicInformation));
3545
3546 panic_info->type = GUEST_PANIC_INFORMATION_KIND_HYPER_V;
3547 panic_info->u.hyper_v.data = panic_info_hv;
3548
3549 assert(HV_X64_MSR_CRASH_PARAMS >= 5);
3550 panic_info_hv->arg1 = env->msr_hv_crash_params[0];
3551 panic_info_hv->arg2 = env->msr_hv_crash_params[1];
3552 panic_info_hv->arg3 = env->msr_hv_crash_params[2];
3553 panic_info_hv->arg4 = env->msr_hv_crash_params[3];
3554 panic_info_hv->arg5 = env->msr_hv_crash_params[4];
3555 }
3556
3557 return panic_info;
3558 }
3559 static void x86_cpu_get_crash_info_qom(Object *obj, Visitor *v,
3560 const char *name, void *opaque,
3561 Error **errp)
3562 {
3563 CPUState *cs = CPU(obj);
3564 GuestPanicInformation *panic_info;
3565
3566 if (!cs->crash_occurred) {
3567 error_setg(errp, "No crash occured");
3568 return;
3569 }
3570
3571 panic_info = x86_cpu_get_crash_info(cs);
3572 if (panic_info == NULL) {
3573 error_setg(errp, "No crash information");
3574 return;
3575 }
3576
3577 visit_type_GuestPanicInformation(v, "crash-information", &panic_info,
3578 errp);
3579 qapi_free_GuestPanicInformation(panic_info);
3580 }
3581
3582 static void x86_cpu_initfn(Object *obj)
3583 {
3584 CPUState *cs = CPU(obj);
3585 X86CPU *cpu = X86_CPU(obj);
3586 X86CPUClass *xcc = X86_CPU_GET_CLASS(obj);
3587 CPUX86State *env = &cpu->env;
3588 FeatureWord w;
3589
3590 cs->env_ptr = env;
3591
3592 object_property_add(obj, "family", "int",
3593 x86_cpuid_version_get_family,
3594 x86_cpuid_version_set_family, NULL, NULL, NULL);
3595 object_property_add(obj, "model", "int",
3596 x86_cpuid_version_get_model,
3597 x86_cpuid_version_set_model, NULL, NULL, NULL);
3598 object_property_add(obj, "stepping", "int",
3599 x86_cpuid_version_get_stepping,
3600 x86_cpuid_version_set_stepping, NULL, NULL, NULL);
3601 object_property_add_str(obj, "vendor",
3602 x86_cpuid_get_vendor,
3603 x86_cpuid_set_vendor, NULL);
3604 object_property_add_str(obj, "model-id",
3605 x86_cpuid_get_model_id,
3606 x86_cpuid_set_model_id, NULL);
3607 object_property_add(obj, "tsc-frequency", "int",
3608 x86_cpuid_get_tsc_freq,
3609 x86_cpuid_set_tsc_freq, NULL, NULL, NULL);
3610 object_property_add(obj, "feature-words", "X86CPUFeatureWordInfo",
3611 x86_cpu_get_feature_words,
3612 NULL, NULL, (void *)env->features, NULL);
3613 object_property_add(obj, "filtered-features", "X86CPUFeatureWordInfo",
3614 x86_cpu_get_feature_words,
3615 NULL, NULL, (void *)cpu->filtered_features, NULL);
3616
3617 object_property_add(obj, "crash-information", "GuestPanicInformation",
3618 x86_cpu_get_crash_info_qom, NULL, NULL, NULL, NULL);
3619
3620 cpu->hyperv_spinlock_attempts = HYPERV_SPINLOCK_NEVER_RETRY;
3621
3622 for (w = 0; w < FEATURE_WORDS; w++) {
3623 int bitnr;
3624
3625 for (bitnr = 0; bitnr < 32; bitnr++) {
3626 x86_cpu_register_feature_bit_props(cpu, w, bitnr);
3627 }
3628 }
3629
3630 object_property_add_alias(obj, "sse3", obj, "pni", &error_abort);
3631 object_property_add_alias(obj, "pclmuldq", obj, "pclmulqdq", &error_abort);
3632 object_property_add_alias(obj, "sse4-1", obj, "sse4.1", &error_abort);
3633 object_property_add_alias(obj, "sse4-2", obj, "sse4.2", &error_abort);
3634 object_property_add_alias(obj, "xd", obj, "nx", &error_abort);
3635 object_property_add_alias(obj, "ffxsr", obj, "fxsr-opt", &error_abort);
3636 object_property_add_alias(obj, "i64", obj, "lm", &error_abort);
3637
3638 object_property_add_alias(obj, "ds_cpl", obj, "ds-cpl", &error_abort);
3639 object_property_add_alias(obj, "tsc_adjust", obj, "tsc-adjust", &error_abort);
3640 object_property_add_alias(obj, "fxsr_opt", obj, "fxsr-opt", &error_abort);
3641 object_property_add_alias(obj, "lahf_lm", obj, "lahf-lm", &error_abort);
3642 object_property_add_alias(obj, "cmp_legacy", obj, "cmp-legacy", &error_abort);
3643 object_property_add_alias(obj, "nodeid_msr", obj, "nodeid-msr", &error_abort);
3644 object_property_add_alias(obj, "perfctr_core", obj, "perfctr-core", &error_abort);
3645 object_property_add_alias(obj, "perfctr_nb", obj, "perfctr-nb", &error_abort);
3646 object_property_add_alias(obj, "kvm_nopiodelay", obj, "kvm-nopiodelay", &error_abort);
3647 object_property_add_alias(obj, "kvm_mmu", obj, "kvm-mmu", &error_abort);
3648 object_property_add_alias(obj, "kvm_asyncpf", obj, "kvm-asyncpf", &error_abort);
3649 object_property_add_alias(obj, "kvm_steal_time", obj, "kvm-steal-time", &error_abort);
3650 object_property_add_alias(obj, "kvm_pv_eoi", obj, "kvm-pv-eoi", &error_abort);
3651 object_property_add_alias(obj, "kvm_pv_unhalt", obj, "kvm-pv-unhalt", &error_abort);
3652 object_property_add_alias(obj, "svm_lock", obj, "svm-lock", &error_abort);
3653 object_property_add_alias(obj, "nrip_save", obj, "nrip-save", &error_abort);
3654 object_property_add_alias(obj, "tsc_scale", obj, "tsc-scale", &error_abort);
3655 object_property_add_alias(obj, "vmcb_clean", obj, "vmcb-clean", &error_abort);
3656 object_property_add_alias(obj, "pause_filter", obj, "pause-filter", &error_abort);
3657 object_property_add_alias(obj, "sse4_1", obj, "sse4.1", &error_abort);
3658 object_property_add_alias(obj, "sse4_2", obj, "sse4.2", &error_abort);
3659
3660 x86_cpu_load_def(cpu, xcc->cpu_def, &error_abort);
3661 }
3662
3663 static int64_t x86_cpu_get_arch_id(CPUState *cs)
3664 {
3665 X86CPU *cpu = X86_CPU(cs);
3666
3667 return cpu->apic_id;
3668 }
3669
3670 static bool x86_cpu_get_paging_enabled(const CPUState *cs)
3671 {
3672 X86CPU *cpu = X86_CPU(cs);
3673
3674 return cpu->env.cr[0] & CR0_PG_MASK;
3675 }
3676
3677 static void x86_cpu_set_pc(CPUState *cs, vaddr value)
3678 {
3679 X86CPU *cpu = X86_CPU(cs);
3680
3681 cpu->env.eip = value;
3682 }
3683
3684 static void x86_cpu_synchronize_from_tb(CPUState *cs, TranslationBlock *tb)
3685 {
3686 X86CPU *cpu = X86_CPU(cs);
3687
3688 cpu->env.eip = tb->pc - tb->cs_base;
3689 }
3690
3691 static bool x86_cpu_has_work(CPUState *cs)
3692 {
3693 X86CPU *cpu = X86_CPU(cs);
3694 CPUX86State *env = &cpu->env;
3695
3696 return ((cs->interrupt_request & (CPU_INTERRUPT_HARD |
3697 CPU_INTERRUPT_POLL)) &&
3698 (env->eflags & IF_MASK)) ||
3699 (cs->interrupt_request & (CPU_INTERRUPT_NMI |
3700 CPU_INTERRUPT_INIT |
3701 CPU_INTERRUPT_SIPI |
3702 CPU_INTERRUPT_MCE)) ||
3703 ((cs->interrupt_request & CPU_INTERRUPT_SMI) &&
3704 !(env->hflags & HF_SMM_MASK));
3705 }
3706
3707 static Property x86_cpu_properties[] = {
3708 #ifdef CONFIG_USER_ONLY
3709 /* apic_id = 0 by default for *-user, see commit 9886e834 */
3710 DEFINE_PROP_UINT32("apic-id", X86CPU, apic_id, 0),
3711 DEFINE_PROP_INT32("thread-id", X86CPU, thread_id, 0),
3712 DEFINE_PROP_INT32("core-id", X86CPU, core_id, 0),
3713 DEFINE_PROP_INT32("socket-id", X86CPU, socket_id, 0),
3714 #else
3715 DEFINE_PROP_UINT32("apic-id", X86CPU, apic_id, UNASSIGNED_APIC_ID),
3716 DEFINE_PROP_INT32("thread-id", X86CPU, thread_id, -1),
3717 DEFINE_PROP_INT32("core-id", X86CPU, core_id, -1),
3718 DEFINE_PROP_INT32("socket-id", X86CPU, socket_id, -1),
3719 #endif
3720 DEFINE_PROP_BOOL("pmu", X86CPU, enable_pmu, false),
3721 { .name = "hv-spinlocks", .info = &qdev_prop_spinlocks },
3722 DEFINE_PROP_BOOL("hv-relaxed", X86CPU, hyperv_relaxed_timing, false),
3723 DEFINE_PROP_BOOL("hv-vapic", X86CPU, hyperv_vapic, false),
3724 DEFINE_PROP_BOOL("hv-time", X86CPU, hyperv_time, false),
3725 DEFINE_PROP_BOOL("hv-crash", X86CPU, hyperv_crash, false),
3726 DEFINE_PROP_BOOL("hv-reset", X86CPU, hyperv_reset, false),
3727 DEFINE_PROP_BOOL("hv-vpindex", X86CPU, hyperv_vpindex, false),
3728 DEFINE_PROP_BOOL("hv-runtime", X86CPU, hyperv_runtime, false),
3729 DEFINE_PROP_BOOL("hv-synic", X86CPU, hyperv_synic, false),
3730 DEFINE_PROP_BOOL("hv-stimer", X86CPU, hyperv_stimer, false),
3731 DEFINE_PROP_BOOL("check", X86CPU, check_cpuid, true),
3732 DEFINE_PROP_BOOL("enforce", X86CPU, enforce_cpuid, false),
3733 DEFINE_PROP_BOOL("kvm", X86CPU, expose_kvm, true),
3734 DEFINE_PROP_UINT32("phys-bits", X86CPU, phys_bits, 0),
3735 DEFINE_PROP_BOOL("host-phys-bits", X86CPU, host_phys_bits, false),
3736 DEFINE_PROP_BOOL("fill-mtrr-mask", X86CPU, fill_mtrr_mask, true),
3737 DEFINE_PROP_UINT32("level", X86CPU, env.cpuid_level, UINT32_MAX),
3738 DEFINE_PROP_UINT32("xlevel", X86CPU, env.cpuid_xlevel, UINT32_MAX),
3739 DEFINE_PROP_UINT32("xlevel2", X86CPU, env.cpuid_xlevel2, UINT32_MAX),
3740 DEFINE_PROP_UINT32("min-level", X86CPU, env.cpuid_min_level, 0),
3741 DEFINE_PROP_UINT32("min-xlevel", X86CPU, env.cpuid_min_xlevel, 0),
3742 DEFINE_PROP_UINT32("min-xlevel2", X86CPU, env.cpuid_min_xlevel2, 0),
3743 DEFINE_PROP_BOOL("full-cpuid-auto-level", X86CPU, full_cpuid_auto_level, true),
3744 DEFINE_PROP_STRING("hv-vendor-id", X86CPU, hyperv_vendor_id),
3745 DEFINE_PROP_BOOL("cpuid-0xb", X86CPU, enable_cpuid_0xb, true),
3746 DEFINE_PROP_BOOL("lmce", X86CPU, enable_lmce, false),
3747 DEFINE_PROP_BOOL("l3-cache", X86CPU, enable_l3_cache, true),
3748 DEFINE_PROP_BOOL("vmware-cpuid-freq", X86CPU, vmware_cpuid_freq, true),
3749 DEFINE_PROP_END_OF_LIST()
3750 };
3751
3752 static void x86_cpu_common_class_init(ObjectClass *oc, void *data)
3753 {
3754 X86CPUClass *xcc = X86_CPU_CLASS(oc);
3755 CPUClass *cc = CPU_CLASS(oc);
3756 DeviceClass *dc = DEVICE_CLASS(oc);
3757
3758 xcc->parent_realize = dc->realize;
3759 xcc->parent_unrealize = dc->unrealize;
3760 dc->realize = x86_cpu_realizefn;
3761 dc->unrealize = x86_cpu_unrealizefn;
3762 dc->props = x86_cpu_properties;
3763
3764 xcc->parent_reset = cc->reset;
3765 cc->reset = x86_cpu_reset;
3766 cc->reset_dump_flags = CPU_DUMP_FPU | CPU_DUMP_CCOP;
3767
3768 cc->class_by_name = x86_cpu_class_by_name;
3769 cc->parse_features = x86_cpu_parse_featurestr;
3770 cc->has_work = x86_cpu_has_work;
3771 cc->do_interrupt = x86_cpu_do_interrupt;
3772 cc->cpu_exec_interrupt = x86_cpu_exec_interrupt;
3773 cc->dump_state = x86_cpu_dump_state;
3774 cc->get_crash_info = x86_cpu_get_crash_info;
3775 cc->set_pc = x86_cpu_set_pc;
3776 cc->synchronize_from_tb = x86_cpu_synchronize_from_tb;
3777 cc->gdb_read_register = x86_cpu_gdb_read_register;
3778 cc->gdb_write_register = x86_cpu_gdb_write_register;
3779 cc->get_arch_id = x86_cpu_get_arch_id;
3780 cc->get_paging_enabled = x86_cpu_get_paging_enabled;
3781 #ifdef CONFIG_USER_ONLY
3782 cc->handle_mmu_fault = x86_cpu_handle_mmu_fault;
3783 #else
3784 cc->get_memory_mapping = x86_cpu_get_memory_mapping;
3785 cc->get_phys_page_debug = x86_cpu_get_phys_page_debug;
3786 cc->write_elf64_note = x86_cpu_write_elf64_note;
3787 cc->write_elf64_qemunote = x86_cpu_write_elf64_qemunote;
3788 cc->write_elf32_note = x86_cpu_write_elf32_note;
3789 cc->write_elf32_qemunote = x86_cpu_write_elf32_qemunote;
3790 cc->vmsd = &vmstate_x86_cpu;
3791 #endif
3792 /* CPU_NB_REGS * 2 = general regs + xmm regs
3793 * 25 = eip, eflags, 6 seg regs, st[0-7], fctrl,...,fop, mxcsr.
3794 */
3795 cc->gdb_num_core_regs = CPU_NB_REGS * 2 + 25;
3796 #ifndef CONFIG_USER_ONLY
3797 cc->debug_excp_handler = breakpoint_handler;
3798 #endif
3799 cc->cpu_exec_enter = x86_cpu_exec_enter;
3800 cc->cpu_exec_exit = x86_cpu_exec_exit;
3801
3802 dc->cannot_instantiate_with_device_add_yet = false;
3803 }
3804
3805 static const TypeInfo x86_cpu_type_info = {
3806 .name = TYPE_X86_CPU,
3807 .parent = TYPE_CPU,
3808 .instance_size = sizeof(X86CPU),
3809 .instance_init = x86_cpu_initfn,
3810 .abstract = true,
3811 .class_size = sizeof(X86CPUClass),
3812 .class_init = x86_cpu_common_class_init,
3813 };
3814
3815 static void x86_cpu_register_types(void)
3816 {
3817 int i;
3818
3819 type_register_static(&x86_cpu_type_info);
3820 for (i = 0; i < ARRAY_SIZE(builtin_x86_defs); i++) {
3821 x86_register_cpudef_type(&builtin_x86_defs[i]);
3822 }
3823 #ifdef CONFIG_KVM
3824 type_register_static(&host_x86_cpu_type_info);
3825 #endif
3826 }
3827
3828 type_init(x86_cpu_register_types)
QEmu