?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Merge tag 'qemu-macppc-20230206' of https://github.com/mcayland/qemu into staging
[qemu.git] / hw / arm / aspeed_ast2600.c
blobcd75465c2bddbfca4d4b7267a4aa2ad2390f22d6
1 /*
2 * ASPEED SoC 2600 family
3 *
4 * Copyright (c) 2016-2019, IBM Corporation.
5 *
6 * This code is licensed under the GPL version 2 or later. See
7 * the COPYING file in the top-level directory.
8 */
9
10 #include "qemu/osdep.h"
11 #include "qapi/error.h"
12 #include "hw/misc/unimp.h"
13 #include "hw/arm/aspeed_soc.h"
14 #include "qemu/module.h"
15 #include "qemu/error-report.h"
16 #include "hw/i2c/aspeed_i2c.h"
17 #include "net/net.h"
18 #include "sysemu/sysemu.h"
19
20 #define ASPEED_SOC_IOMEM_SIZE 0x00200000
21 #define ASPEED_SOC_DPMCU_SIZE 0x00040000
22
23 static const hwaddr aspeed_soc_ast2600_memmap[] = {
24 [ASPEED_DEV_SRAM] = 0x10000000,
25 [ASPEED_DEV_DPMCU] = 0x18000000,
26 /* 0x16000000 0x17FFFFFF : AHB BUS do LPC Bus bridge */
27 [ASPEED_DEV_IOMEM] = 0x1E600000,
28 [ASPEED_DEV_PWM] = 0x1E610000,
29 [ASPEED_DEV_FMC] = 0x1E620000,
30 [ASPEED_DEV_SPI1] = 0x1E630000,
31 [ASPEED_DEV_SPI2] = 0x1E631000,
32 [ASPEED_DEV_EHCI1] = 0x1E6A1000,
33 [ASPEED_DEV_EHCI2] = 0x1E6A3000,
34 [ASPEED_DEV_MII1] = 0x1E650000,
35 [ASPEED_DEV_MII2] = 0x1E650008,
36 [ASPEED_DEV_MII3] = 0x1E650010,
37 [ASPEED_DEV_MII4] = 0x1E650018,
38 [ASPEED_DEV_ETH1] = 0x1E660000,
39 [ASPEED_DEV_ETH3] = 0x1E670000,
40 [ASPEED_DEV_ETH2] = 0x1E680000,
41 [ASPEED_DEV_ETH4] = 0x1E690000,
42 [ASPEED_DEV_VIC] = 0x1E6C0000,
43 [ASPEED_DEV_HACE] = 0x1E6D0000,
44 [ASPEED_DEV_SDMC] = 0x1E6E0000,
45 [ASPEED_DEV_SCU] = 0x1E6E2000,
46 [ASPEED_DEV_XDMA] = 0x1E6E7000,
47 [ASPEED_DEV_ADC] = 0x1E6E9000,
48 [ASPEED_DEV_DP] = 0x1E6EB000,
49 [ASPEED_DEV_SBC] = 0x1E6F2000,
50 [ASPEED_DEV_EMMC_BC] = 0x1E6f5000,
51 [ASPEED_DEV_VIDEO] = 0x1E700000,
52 [ASPEED_DEV_SDHCI] = 0x1E740000,
53 [ASPEED_DEV_EMMC] = 0x1E750000,
54 [ASPEED_DEV_GPIO] = 0x1E780000,
55 [ASPEED_DEV_GPIO_1_8V] = 0x1E780800,
56 [ASPEED_DEV_RTC] = 0x1E781000,
57 [ASPEED_DEV_TIMER1] = 0x1E782000,
58 [ASPEED_DEV_WDT] = 0x1E785000,
59 [ASPEED_DEV_LPC] = 0x1E789000,
60 [ASPEED_DEV_IBT] = 0x1E789140,
61 [ASPEED_DEV_I2C] = 0x1E78A000,
62 [ASPEED_DEV_PECI] = 0x1E78B000,
63 [ASPEED_DEV_UART1] = 0x1E783000,
64 [ASPEED_DEV_UART2] = 0x1E78D000,
65 [ASPEED_DEV_UART3] = 0x1E78E000,
66 [ASPEED_DEV_UART4] = 0x1E78F000,
67 [ASPEED_DEV_UART5] = 0x1E784000,
68 [ASPEED_DEV_UART6] = 0x1E790000,
69 [ASPEED_DEV_UART7] = 0x1E790100,
70 [ASPEED_DEV_UART8] = 0x1E790200,
71 [ASPEED_DEV_UART9] = 0x1E790300,
72 [ASPEED_DEV_UART10] = 0x1E790400,
73 [ASPEED_DEV_UART11] = 0x1E790500,
74 [ASPEED_DEV_UART12] = 0x1E790600,
75 [ASPEED_DEV_UART13] = 0x1E790700,
76 [ASPEED_DEV_VUART] = 0x1E787000,
77 [ASPEED_DEV_I3C] = 0x1E7A0000,
78 [ASPEED_DEV_SDRAM] = 0x80000000,
79 };
80
81 #define ASPEED_A7MPCORE_ADDR 0x40460000
82
83 #define AST2600_MAX_IRQ 197
84
85 /* Shared Peripheral Interrupt values below are offset by -32 from datasheet */
86 static const int aspeed_soc_ast2600_irqmap[] = {
87 [ASPEED_DEV_UART1] = 47,
88 [ASPEED_DEV_UART2] = 48,
89 [ASPEED_DEV_UART3] = 49,
90 [ASPEED_DEV_UART4] = 50,
91 [ASPEED_DEV_UART5] = 8,
92 [ASPEED_DEV_UART6] = 57,
93 [ASPEED_DEV_UART7] = 58,
94 [ASPEED_DEV_UART8] = 59,
95 [ASPEED_DEV_UART9] = 60,
96 [ASPEED_DEV_UART10] = 61,
97 [ASPEED_DEV_UART11] = 62,
98 [ASPEED_DEV_UART12] = 63,
99 [ASPEED_DEV_UART13] = 64,
100 [ASPEED_DEV_VUART] = 8,
101 [ASPEED_DEV_FMC] = 39,
102 [ASPEED_DEV_SDMC] = 0,
103 [ASPEED_DEV_SCU] = 12,
104 [ASPEED_DEV_ADC] = 78,
105 [ASPEED_DEV_XDMA] = 6,
106 [ASPEED_DEV_SDHCI] = 43,
107 [ASPEED_DEV_EHCI1] = 5,
108 [ASPEED_DEV_EHCI2] = 9,
109 [ASPEED_DEV_EMMC] = 15,
110 [ASPEED_DEV_GPIO] = 40,
111 [ASPEED_DEV_GPIO_1_8V] = 11,
112 [ASPEED_DEV_RTC] = 13,
113 [ASPEED_DEV_TIMER1] = 16,
114 [ASPEED_DEV_TIMER2] = 17,
115 [ASPEED_DEV_TIMER3] = 18,
116 [ASPEED_DEV_TIMER4] = 19,
117 [ASPEED_DEV_TIMER5] = 20,
118 [ASPEED_DEV_TIMER6] = 21,
119 [ASPEED_DEV_TIMER7] = 22,
120 [ASPEED_DEV_TIMER8] = 23,
121 [ASPEED_DEV_WDT] = 24,
122 [ASPEED_DEV_PWM] = 44,
123 [ASPEED_DEV_LPC] = 35,
124 [ASPEED_DEV_IBT] = 143,
125 [ASPEED_DEV_I2C] = 110, /* 110 -> 125 */
126 [ASPEED_DEV_PECI] = 38,
127 [ASPEED_DEV_ETH1] = 2,
128 [ASPEED_DEV_ETH2] = 3,
129 [ASPEED_DEV_HACE] = 4,
130 [ASPEED_DEV_ETH3] = 32,
131 [ASPEED_DEV_ETH4] = 33,
132 [ASPEED_DEV_KCS] = 138, /* 138 -> 142 */
133 [ASPEED_DEV_DP] = 62,
134 [ASPEED_DEV_I3C] = 102, /* 102 -> 107 */
135 };
136
137 static qemu_irq aspeed_soc_ast2600_get_irq(AspeedSoCState *s, int dev)
138 {
139 AspeedSoCClass *sc = ASPEED_SOC_GET_CLASS(s);
140
141 return qdev_get_gpio_in(DEVICE(&s->a7mpcore), sc->irqmap[dev]);
142 }
143
144 static void aspeed_soc_ast2600_init(Object *obj)
145 {
146 AspeedSoCState *s = ASPEED_SOC(obj);
147 AspeedSoCClass *sc = ASPEED_SOC_GET_CLASS(s);
148 int i;
149 char socname[8];
150 char typename[64];
151
152 if (sscanf(sc->name, "%7s", socname) != 1) {
153 g_assert_not_reached();
154 }
155
156 for (i = 0; i < sc->num_cpus; i++) {
157 object_initialize_child(obj, "cpu[*]", &s->cpu[i], sc->cpu_type);
158 }
159
160 snprintf(typename, sizeof(typename), "aspeed.scu-%s", socname);
161 object_initialize_child(obj, "scu", &s->scu, typename);
162 qdev_prop_set_uint32(DEVICE(&s->scu), "silicon-rev",
163 sc->silicon_rev);
164 object_property_add_alias(obj, "hw-strap1", OBJECT(&s->scu),
165 "hw-strap1");
166 object_property_add_alias(obj, "hw-strap2", OBJECT(&s->scu),
167 "hw-strap2");
168 object_property_add_alias(obj, "hw-prot-key", OBJECT(&s->scu),
169 "hw-prot-key");
170
171 object_initialize_child(obj, "a7mpcore", &s->a7mpcore,
172 TYPE_A15MPCORE_PRIV);
173
174 object_initialize_child(obj, "rtc", &s->rtc, TYPE_ASPEED_RTC);
175
176 snprintf(typename, sizeof(typename), "aspeed.timer-%s", socname);
177 object_initialize_child(obj, "timerctrl", &s->timerctrl, typename);
178
179 snprintf(typename, sizeof(typename), "aspeed.adc-%s", socname);
180 object_initialize_child(obj, "adc", &s->adc, typename);
181
182 snprintf(typename, sizeof(typename), "aspeed.i2c-%s", socname);
183 object_initialize_child(obj, "i2c", &s->i2c, typename);
184
185 object_initialize_child(obj, "peci", &s->peci, TYPE_ASPEED_PECI);
186
187 snprintf(typename, sizeof(typename), "aspeed.fmc-%s", socname);
188 object_initialize_child(obj, "fmc", &s->fmc, typename);
189
190 for (i = 0; i < sc->spis_num; i++) {
191 snprintf(typename, sizeof(typename), "aspeed.spi%d-%s", i + 1, socname);
192 object_initialize_child(obj, "spi[*]", &s->spi[i], typename);
193 }
194
195 for (i = 0; i < sc->ehcis_num; i++) {
196 object_initialize_child(obj, "ehci[*]", &s->ehci[i],
197 TYPE_PLATFORM_EHCI);
198 }
199
200 snprintf(typename, sizeof(typename), "aspeed.sdmc-%s", socname);
201 object_initialize_child(obj, "sdmc", &s->sdmc, typename);
202 object_property_add_alias(obj, "ram-size", OBJECT(&s->sdmc),
203 "ram-size");
204
205 for (i = 0; i < sc->wdts_num; i++) {
206 snprintf(typename, sizeof(typename), "aspeed.wdt-%s", socname);
207 object_initialize_child(obj, "wdt[*]", &s->wdt[i], typename);
208 }
209
210 for (i = 0; i < sc->macs_num; i++) {
211 object_initialize_child(obj, "ftgmac100[*]", &s->ftgmac100[i],
212 TYPE_FTGMAC100);
213
214 object_initialize_child(obj, "mii[*]", &s->mii[i], TYPE_ASPEED_MII);
215 }
216
217 for (i = 0; i < sc->uarts_num; i++) {
218 object_initialize_child(obj, "uart[*]", &s->uart[i], TYPE_SERIAL_MM);
219 }
220
221 snprintf(typename, sizeof(typename), TYPE_ASPEED_XDMA "-%s", socname);
222 object_initialize_child(obj, "xdma", &s->xdma, typename);
223
224 snprintf(typename, sizeof(typename), "aspeed.gpio-%s", socname);
225 object_initialize_child(obj, "gpio", &s->gpio, typename);
226
227 snprintf(typename, sizeof(typename), "aspeed.gpio-%s-1_8v", socname);
228 object_initialize_child(obj, "gpio_1_8v", &s->gpio_1_8v, typename);
229
230 object_initialize_child(obj, "sd-controller", &s->sdhci,
231 TYPE_ASPEED_SDHCI);
232
233 object_property_set_int(OBJECT(&s->sdhci), "num-slots", 2, &error_abort);
234
235 /* Init sd card slot class here so that they're under the correct parent */
236 for (i = 0; i < ASPEED_SDHCI_NUM_SLOTS; ++i) {
237 object_initialize_child(obj, "sd-controller.sdhci[*]",
238 &s->sdhci.slots[i], TYPE_SYSBUS_SDHCI);
239 }
240
241 object_initialize_child(obj, "emmc-controller", &s->emmc,
242 TYPE_ASPEED_SDHCI);
243
244 object_property_set_int(OBJECT(&s->emmc), "num-slots", 1, &error_abort);
245
246 object_initialize_child(obj, "emmc-controller.sdhci", &s->emmc.slots[0],
247 TYPE_SYSBUS_SDHCI);
248
249 object_initialize_child(obj, "lpc", &s->lpc, TYPE_ASPEED_LPC);
250
251 snprintf(typename, sizeof(typename), "aspeed.hace-%s", socname);
252 object_initialize_child(obj, "hace", &s->hace, typename);
253
254 object_initialize_child(obj, "i3c", &s->i3c, TYPE_ASPEED_I3C);
255
256 object_initialize_child(obj, "sbc", &s->sbc, TYPE_ASPEED_SBC);
257
258 object_initialize_child(obj, "iomem", &s->iomem, TYPE_UNIMPLEMENTED_DEVICE);
259 object_initialize_child(obj, "video", &s->video, TYPE_UNIMPLEMENTED_DEVICE);
260 object_initialize_child(obj, "dpmcu", &s->dpmcu, TYPE_UNIMPLEMENTED_DEVICE);
261 object_initialize_child(obj, "emmc-boot-controller",
262 &s->emmc_boot_controller,
263 TYPE_UNIMPLEMENTED_DEVICE);
264 }
265
266 /*
267 * ASPEED ast2600 has 0xf as cluster ID
268 *
269 * https://developer.arm.com/documentation/ddi0388/e/the-system-control-coprocessors/summary-of-system-control-coprocessor-registers/multiprocessor-affinity-register
270 */
271 static uint64_t aspeed_calc_affinity(int cpu)
272 {
273 return (0xf << ARM_AFF1_SHIFT) | cpu;
274 }
275
276 static void aspeed_soc_ast2600_realize(DeviceState *dev, Error **errp)
277 {
278 int i;
279 AspeedSoCState *s = ASPEED_SOC(dev);
280 AspeedSoCClass *sc = ASPEED_SOC_GET_CLASS(s);
281 Error *err = NULL;
282 qemu_irq irq;
283 g_autofree char *sram_name = NULL;
284
285 /* IO space */
286 aspeed_mmio_map_unimplemented(s, SYS_BUS_DEVICE(&s->iomem), "aspeed.io",
287 sc->memmap[ASPEED_DEV_IOMEM],
288 ASPEED_SOC_IOMEM_SIZE);
289
290 /* Video engine stub */
291 aspeed_mmio_map_unimplemented(s, SYS_BUS_DEVICE(&s->video), "aspeed.video",
292 sc->memmap[ASPEED_DEV_VIDEO], 0x1000);
293
294 /* eMMC Boot Controller stub */
295 aspeed_mmio_map_unimplemented(s, SYS_BUS_DEVICE(&s->emmc_boot_controller),
296 "aspeed.emmc-boot-controller",
297 sc->memmap[ASPEED_DEV_EMMC_BC], 0x1000);
298
299 /* CPU */
300 for (i = 0; i < sc->num_cpus; i++) {
301 if (sc->num_cpus > 1) {
302 object_property_set_int(OBJECT(&s->cpu[i]), "reset-cbar",
303 ASPEED_A7MPCORE_ADDR, &error_abort);
304 }
305 object_property_set_int(OBJECT(&s->cpu[i]), "mp-affinity",
306 aspeed_calc_affinity(i), &error_abort);
307
308 object_property_set_int(OBJECT(&s->cpu[i]), "cntfrq", 1125000000,
309 &error_abort);
310 object_property_set_bool(OBJECT(&s->cpu[i]), "neon", false,
311 &error_abort);
312 object_property_set_link(OBJECT(&s->cpu[i]), "memory",
313 OBJECT(s->memory), &error_abort);
314
315 if (!qdev_realize(DEVICE(&s->cpu[i]), NULL, errp)) {
316 return;
317 }
318 }
319
320 /* A7MPCORE */
321 object_property_set_int(OBJECT(&s->a7mpcore), "num-cpu", sc->num_cpus,
322 &error_abort);
323 object_property_set_int(OBJECT(&s->a7mpcore), "num-irq",
324 ROUND_UP(AST2600_MAX_IRQ + GIC_INTERNAL, 32),
325 &error_abort);
326
327 sysbus_realize(SYS_BUS_DEVICE(&s->a7mpcore), &error_abort);
328 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->a7mpcore), 0, ASPEED_A7MPCORE_ADDR);
329
330 for (i = 0; i < sc->num_cpus; i++) {
331 SysBusDevice *sbd = SYS_BUS_DEVICE(&s->a7mpcore);
332 DeviceState *d = DEVICE(&s->cpu[i]);
333
334 irq = qdev_get_gpio_in(d, ARM_CPU_IRQ);
335 sysbus_connect_irq(sbd, i, irq);
336 irq = qdev_get_gpio_in(d, ARM_CPU_FIQ);
337 sysbus_connect_irq(sbd, i + sc->num_cpus, irq);
338 irq = qdev_get_gpio_in(d, ARM_CPU_VIRQ);
339 sysbus_connect_irq(sbd, i + 2 * sc->num_cpus, irq);
340 irq = qdev_get_gpio_in(d, ARM_CPU_VFIQ);
341 sysbus_connect_irq(sbd, i + 3 * sc->num_cpus, irq);
342 }
343
344 /* SRAM */
345 sram_name = g_strdup_printf("aspeed.sram.%d", CPU(&s->cpu[0])->cpu_index);
346 memory_region_init_ram(&s->sram, OBJECT(s), sram_name, sc->sram_size, &err);
347 if (err) {
348 error_propagate(errp, err);
349 return;
350 }
351 memory_region_add_subregion(s->memory,
352 sc->memmap[ASPEED_DEV_SRAM], &s->sram);
353
354 /* DPMCU */
355 aspeed_mmio_map_unimplemented(s, SYS_BUS_DEVICE(&s->dpmcu), "aspeed.dpmcu",
356 sc->memmap[ASPEED_DEV_DPMCU],
357 ASPEED_SOC_DPMCU_SIZE);
358
359 /* SCU */
360 if (!sysbus_realize(SYS_BUS_DEVICE(&s->scu), errp)) {
361 return;
362 }
363 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->scu), 0, sc->memmap[ASPEED_DEV_SCU]);
364
365 /* RTC */
366 if (!sysbus_realize(SYS_BUS_DEVICE(&s->rtc), errp)) {
367 return;
368 }
369 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->rtc), 0, sc->memmap[ASPEED_DEV_RTC]);
370 sysbus_connect_irq(SYS_BUS_DEVICE(&s->rtc), 0,
371 aspeed_soc_get_irq(s, ASPEED_DEV_RTC));
372
373 /* Timer */
374 object_property_set_link(OBJECT(&s->timerctrl), "scu", OBJECT(&s->scu),
375 &error_abort);
376 if (!sysbus_realize(SYS_BUS_DEVICE(&s->timerctrl), errp)) {
377 return;
378 }
379 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->timerctrl), 0,
380 sc->memmap[ASPEED_DEV_TIMER1]);
381 for (i = 0; i < ASPEED_TIMER_NR_TIMERS; i++) {
382 qemu_irq irq = aspeed_soc_get_irq(s, ASPEED_DEV_TIMER1 + i);
383 sysbus_connect_irq(SYS_BUS_DEVICE(&s->timerctrl), i, irq);
384 }
385
386 /* ADC */
387 if (!sysbus_realize(SYS_BUS_DEVICE(&s->adc), errp)) {
388 return;
389 }
390 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->adc), 0, sc->memmap[ASPEED_DEV_ADC]);
391 sysbus_connect_irq(SYS_BUS_DEVICE(&s->adc), 0,
392 aspeed_soc_get_irq(s, ASPEED_DEV_ADC));
393
394 /* UART */
395 if (!aspeed_soc_uart_realize(s, errp)) {
396 return;
397 }
398
399 /* I2C */
400 object_property_set_link(OBJECT(&s->i2c), "dram", OBJECT(s->dram_mr),
401 &error_abort);
402 if (!sysbus_realize(SYS_BUS_DEVICE(&s->i2c), errp)) {
403 return;
404 }
405 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->i2c), 0, sc->memmap[ASPEED_DEV_I2C]);
406 for (i = 0; i < ASPEED_I2C_GET_CLASS(&s->i2c)->num_busses; i++) {
407 qemu_irq irq = qdev_get_gpio_in(DEVICE(&s->a7mpcore),
408 sc->irqmap[ASPEED_DEV_I2C] + i);
409 /* The AST2600 I2C controller has one IRQ per bus. */
410 sysbus_connect_irq(SYS_BUS_DEVICE(&s->i2c.busses[i]), 0, irq);
411 }
412
413 /* PECI */
414 if (!sysbus_realize(SYS_BUS_DEVICE(&s->peci), errp)) {
415 return;
416 }
417 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->peci), 0,
418 sc->memmap[ASPEED_DEV_PECI]);
419 sysbus_connect_irq(SYS_BUS_DEVICE(&s->peci), 0,
420 aspeed_soc_get_irq(s, ASPEED_DEV_PECI));
421
422 /* FMC, The number of CS is set at the board level */
423 object_property_set_link(OBJECT(&s->fmc), "dram", OBJECT(s->dram_mr),
424 &error_abort);
425 if (!sysbus_realize(SYS_BUS_DEVICE(&s->fmc), errp)) {
426 return;
427 }
428 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->fmc), 0, sc->memmap[ASPEED_DEV_FMC]);
429 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->fmc), 1,
430 ASPEED_SMC_GET_CLASS(&s->fmc)->flash_window_base);
431 sysbus_connect_irq(SYS_BUS_DEVICE(&s->fmc), 0,
432 aspeed_soc_get_irq(s, ASPEED_DEV_FMC));
433
434 /* SPI */
435 for (i = 0; i < sc->spis_num; i++) {
436 object_property_set_link(OBJECT(&s->spi[i]), "dram",
437 OBJECT(s->dram_mr), &error_abort);
438 if (!sysbus_realize(SYS_BUS_DEVICE(&s->spi[i]), errp)) {
439 return;
440 }
441 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->spi[i]), 0,
442 sc->memmap[ASPEED_DEV_SPI1 + i]);
443 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->spi[i]), 1,
444 ASPEED_SMC_GET_CLASS(&s->spi[i])->flash_window_base);
445 }
446
447 /* EHCI */
448 for (i = 0; i < sc->ehcis_num; i++) {
449 if (!sysbus_realize(SYS_BUS_DEVICE(&s->ehci[i]), errp)) {
450 return;
451 }
452 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->ehci[i]), 0,
453 sc->memmap[ASPEED_DEV_EHCI1 + i]);
454 sysbus_connect_irq(SYS_BUS_DEVICE(&s->ehci[i]), 0,
455 aspeed_soc_get_irq(s, ASPEED_DEV_EHCI1 + i));
456 }
457
458 /* SDMC - SDRAM Memory Controller */
459 if (!sysbus_realize(SYS_BUS_DEVICE(&s->sdmc), errp)) {
460 return;
461 }
462 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->sdmc), 0,
463 sc->memmap[ASPEED_DEV_SDMC]);
464
465 /* Watch dog */
466 for (i = 0; i < sc->wdts_num; i++) {
467 AspeedWDTClass *awc = ASPEED_WDT_GET_CLASS(&s->wdt[i]);
468
469 object_property_set_link(OBJECT(&s->wdt[i]), "scu", OBJECT(&s->scu),
470 &error_abort);
471 if (!sysbus_realize(SYS_BUS_DEVICE(&s->wdt[i]), errp)) {
472 return;
473 }
474 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->wdt[i]), 0,
475 sc->memmap[ASPEED_DEV_WDT] + i * awc->offset);
476 }
477
478 /* RAM */
479 if (!aspeed_soc_dram_init(s, errp)) {
480 return;
481 }
482
483 /* Net */
484 for (i = 0; i < sc->macs_num; i++) {
485 object_property_set_bool(OBJECT(&s->ftgmac100[i]), "aspeed", true,
486 &error_abort);
487 if (!sysbus_realize(SYS_BUS_DEVICE(&s->ftgmac100[i]), errp)) {
488 return;
489 }
490 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->ftgmac100[i]), 0,
491 sc->memmap[ASPEED_DEV_ETH1 + i]);
492 sysbus_connect_irq(SYS_BUS_DEVICE(&s->ftgmac100[i]), 0,
493 aspeed_soc_get_irq(s, ASPEED_DEV_ETH1 + i));
494
495 object_property_set_link(OBJECT(&s->mii[i]), "nic",
496 OBJECT(&s->ftgmac100[i]), &error_abort);
497 if (!sysbus_realize(SYS_BUS_DEVICE(&s->mii[i]), errp)) {
498 return;
499 }
500
501 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->mii[i]), 0,
502 sc->memmap[ASPEED_DEV_MII1 + i]);
503 }
504
505 /* XDMA */
506 if (!sysbus_realize(SYS_BUS_DEVICE(&s->xdma), errp)) {
507 return;
508 }
509 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->xdma), 0,
510 sc->memmap[ASPEED_DEV_XDMA]);
511 sysbus_connect_irq(SYS_BUS_DEVICE(&s->xdma), 0,
512 aspeed_soc_get_irq(s, ASPEED_DEV_XDMA));
513
514 /* GPIO */
515 if (!sysbus_realize(SYS_BUS_DEVICE(&s->gpio), errp)) {
516 return;
517 }
518 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->gpio), 0, sc->memmap[ASPEED_DEV_GPIO]);
519 sysbus_connect_irq(SYS_BUS_DEVICE(&s->gpio), 0,
520 aspeed_soc_get_irq(s, ASPEED_DEV_GPIO));
521
522 if (!sysbus_realize(SYS_BUS_DEVICE(&s->gpio_1_8v), errp)) {
523 return;
524 }
525 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->gpio_1_8v), 0,
526 sc->memmap[ASPEED_DEV_GPIO_1_8V]);
527 sysbus_connect_irq(SYS_BUS_DEVICE(&s->gpio_1_8v), 0,
528 aspeed_soc_get_irq(s, ASPEED_DEV_GPIO_1_8V));
529
530 /* SDHCI */
531 if (!sysbus_realize(SYS_BUS_DEVICE(&s->sdhci), errp)) {
532 return;
533 }
534 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->sdhci), 0,
535 sc->memmap[ASPEED_DEV_SDHCI]);
536 sysbus_connect_irq(SYS_BUS_DEVICE(&s->sdhci), 0,
537 aspeed_soc_get_irq(s, ASPEED_DEV_SDHCI));
538
539 /* eMMC */
540 if (!sysbus_realize(SYS_BUS_DEVICE(&s->emmc), errp)) {
541 return;
542 }
543 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->emmc), 0,
544 sc->memmap[ASPEED_DEV_EMMC]);
545 sysbus_connect_irq(SYS_BUS_DEVICE(&s->emmc), 0,
546 aspeed_soc_get_irq(s, ASPEED_DEV_EMMC));
547
548 /* LPC */
549 if (!sysbus_realize(SYS_BUS_DEVICE(&s->lpc), errp)) {
550 return;
551 }
552 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->lpc), 0, sc->memmap[ASPEED_DEV_LPC]);
553
554 /* Connect the LPC IRQ to the GIC. It is otherwise unused. */
555 sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 0,
556 aspeed_soc_get_irq(s, ASPEED_DEV_LPC));
557
558 /*
559 * On the AST2600 LPC subdevice IRQs are connected straight to the GIC.
560 *
561 * LPC subdevice IRQ sources are offset from 1 because the LPC model caters
562 * to the AST2400 and AST2500. SoCs before the AST2600 have one LPC IRQ
563 * shared across the subdevices, and the shared IRQ output to the VIC is at
564 * offset 0.
565 */
566 sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_1,
567 qdev_get_gpio_in(DEVICE(&s->a7mpcore),
568 sc->irqmap[ASPEED_DEV_KCS] + aspeed_lpc_kcs_1));
569
570 sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_2,
571 qdev_get_gpio_in(DEVICE(&s->a7mpcore),
572 sc->irqmap[ASPEED_DEV_KCS] + aspeed_lpc_kcs_2));
573
574 sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_3,
575 qdev_get_gpio_in(DEVICE(&s->a7mpcore),
576 sc->irqmap[ASPEED_DEV_KCS] + aspeed_lpc_kcs_3));
577
578 sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_4,
579 qdev_get_gpio_in(DEVICE(&s->a7mpcore),
580 sc->irqmap[ASPEED_DEV_KCS] + aspeed_lpc_kcs_4));
581
582 /* HACE */
583 object_property_set_link(OBJECT(&s->hace), "dram", OBJECT(s->dram_mr),
584 &error_abort);
585 if (!sysbus_realize(SYS_BUS_DEVICE(&s->hace), errp)) {
586 return;
587 }
588 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->hace), 0,
589 sc->memmap[ASPEED_DEV_HACE]);
590 sysbus_connect_irq(SYS_BUS_DEVICE(&s->hace), 0,
591 aspeed_soc_get_irq(s, ASPEED_DEV_HACE));
592
593 /* I3C */
594 if (!sysbus_realize(SYS_BUS_DEVICE(&s->i3c), errp)) {
595 return;
596 }
597 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->i3c), 0, sc->memmap[ASPEED_DEV_I3C]);
598 for (i = 0; i < ASPEED_I3C_NR_DEVICES; i++) {
599 qemu_irq irq = qdev_get_gpio_in(DEVICE(&s->a7mpcore),
600 sc->irqmap[ASPEED_DEV_I3C] + i);
601 /* The AST2600 I3C controller has one IRQ per bus. */
602 sysbus_connect_irq(SYS_BUS_DEVICE(&s->i3c.devices[i]), 0, irq);
603 }
604
605 /* Secure Boot Controller */
606 if (!sysbus_realize(SYS_BUS_DEVICE(&s->sbc), errp)) {
607 return;
608 }
609 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->sbc), 0, sc->memmap[ASPEED_DEV_SBC]);
610 }
611
612 static void aspeed_soc_ast2600_class_init(ObjectClass *oc, void *data)
613 {
614 DeviceClass *dc = DEVICE_CLASS(oc);
615 AspeedSoCClass *sc = ASPEED_SOC_CLASS(oc);
616
617 dc->realize = aspeed_soc_ast2600_realize;
618
619 sc->name = "ast2600-a3";
620 sc->cpu_type = ARM_CPU_TYPE_NAME("cortex-a7");
621 sc->silicon_rev = AST2600_A3_SILICON_REV;
622 sc->sram_size = 0x16400;
623 sc->spis_num = 2;
624 sc->ehcis_num = 2;
625 sc->wdts_num = 4;
626 sc->macs_num = 4;
627 sc->uarts_num = 13;
628 sc->irqmap = aspeed_soc_ast2600_irqmap;
629 sc->memmap = aspeed_soc_ast2600_memmap;
630 sc->num_cpus = 2;
631 sc->get_irq = aspeed_soc_ast2600_get_irq;
632 }
633
634 static const TypeInfo aspeed_soc_ast2600_type_info = {
635 .name = "ast2600-a3",
636 .parent = TYPE_ASPEED_SOC,
637 .instance_size = sizeof(AspeedSoCState),
638 .instance_init = aspeed_soc_ast2600_init,
639 .class_init = aspeed_soc_ast2600_class_init,
640 .class_size = sizeof(AspeedSoCClass),
641 };
642
643 static void aspeed_soc_register_types(void)
644 {
645 type_register_static(&aspeed_soc_ast2600_type_info);
646 };
647
648 type_init(aspeed_soc_register_types)
QEmu