target-microblaze/cpu.h

   1 /*
   2  *  MicroBlaze virtual CPU header
   3  *
   4  *  Copyright (c) 2009 Edgar E. Iglesias
   5  *
   6  * This library is free software; you can redistribute it and/or
   7  * modify it under the terms of the GNU Lesser General Public
   8  * License as published by the Free Software Foundation; either
   9  * version 2 of the License, or (at your option) any later version.
  10  *
  11  * This library is distributed in the hope that it will be useful,
  12  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
  14  * General Public License for more details.
  15  *
  16  * You should have received a copy of the GNU Lesser General Public
  17  * License along with this library; if not, see <http://www.gnu.org/licenses/>.
  18  */
  19 #ifndef CPU_MICROBLAZE_H
  20 #define CPU_MICROBLAZE_H
  21
  22 #define TARGET_LONG_BITS 32
  23
  24 #define CPUState struct CPUMBState
  25
  26 #include "cpu-defs.h"
  27 #include "softfloat.h"
  28 struct CPUMBState;
  29 #if !defined(CONFIG_USER_ONLY)
  30 #include "mmu.h"
  31 #endif
  32
  33 #define TARGET_HAS_ICE 1
  34
  35 #define ELF_MACHINE     EM_MICROBLAZE
  36
  37 #define EXCP_NMI        1
  38 #define EXCP_MMU        2
  39 #define EXCP_IRQ        3
  40 #define EXCP_BREAK      4
  41 #define EXCP_HW_BREAK   5
  42 #define EXCP_HW_EXCP    6
  43
  44 /* Register aliases. R0 - R15 */
  45 #define R_SP     1
  46 #define SR_PC    0
  47 #define SR_MSR   1
  48 #define SR_EAR   3
  49 #define SR_ESR   5
  50 #define SR_FSR   7
  51 #define SR_BTR   0xb
  52 #define SR_EDR   0xd
  53
  54 /* MSR flags.  */
  55 #define MSR_BE  (1<<0) /* 0x001 */
  56 #define MSR_IE  (1<<1) /* 0x002 */
  57 #define MSR_C   (1<<2) /* 0x004 */
  58 #define MSR_BIP (1<<3) /* 0x008 */
  59 #define MSR_FSL (1<<4) /* 0x010 */
  60 #define MSR_ICE (1<<5) /* 0x020 */
  61 #define MSR_DZ  (1<<6) /* 0x040 */
  62 #define MSR_DCE (1<<7) /* 0x080 */
  63 #define MSR_EE  (1<<8) /* 0x100 */
  64 #define MSR_EIP (1<<9) /* 0x200 */
  65 #define MSR_CC  (1<<31)
  66
  67 /* Machine State Register (MSR) Fields */
  68 #define MSR_UM (1<<11) /* User Mode */
  69 #define MSR_UMS        (1<<12) /* User Mode Save */
  70 #define MSR_VM (1<<13) /* Virtual Mode */
  71 #define MSR_VMS        (1<<14) /* Virtual Mode Save */
  72
  73 #define MSR_KERNEL      MSR_EE|MSR_VM
  74 //#define MSR_USER     MSR_KERNEL|MSR_UM|MSR_IE
  75 #define MSR_KERNEL_VMS  MSR_EE|MSR_VMS
  76 //#define MSR_USER_VMS MSR_KERNEL_VMS|MSR_UMS|MSR_IE
  77
  78 /* Exception State Register (ESR) Fields */
  79 #define          ESR_DIZ       (1<<11) /* Zone Protection */
  80 #define          ESR_S         (1<<10) /* Store instruction */
  81
  82 #define          ESR_EC_FSL             0
  83 #define          ESR_EC_UNALIGNED_DATA  1
  84 #define          ESR_EC_ILLEGAL_OP      2
  85 #define          ESR_EC_INSN_BUS        3
  86 #define          ESR_EC_DATA_BUS        4
  87 #define          ESR_EC_DIVZERO         5
  88 #define          ESR_EC_FPU             6
  89 #define          ESR_EC_PRIVINSN        7
  90 #define          ESR_EC_DATA_STORAGE    8
  91 #define          ESR_EC_INSN_STORAGE    9
  92 #define          ESR_EC_DATA_TLB        10
  93 #define          ESR_EC_INSN_TLB        11
  94
  95 /* Floating Point Status Register (FSR) Bits */
  96 #define FSR_IO          (1<<4) /* Invalid operation */
  97 #define FSR_DZ          (1<<3) /* Divide-by-zero */
  98 #define FSR_OF          (1<<2) /* Overflow */
  99 #define FSR_UF          (1<<1) /* Underflow */
 100 #define FSR_DO          (1<<0) /* Denormalized operand error */
 101
 102 /* Version reg.  */
 103 /* Basic PVR mask */
 104 #define PVR0_PVR_FULL_MASK              0x80000000
 105 #define PVR0_USE_BARREL_MASK            0x40000000
 106 #define PVR0_USE_DIV_MASK               0x20000000
 107 #define PVR0_USE_HW_MUL_MASK            0x10000000
 108 #define PVR0_USE_FPU_MASK               0x08000000
 109 #define PVR0_USE_EXC_MASK               0x04000000
 110 #define PVR0_USE_ICACHE_MASK            0x02000000
 111 #define PVR0_USE_DCACHE_MASK            0x01000000
 112 #define PVR0_USE_MMU                    0x00800000      /* new */
 113 #define PVR0_USE_BTC                    0x00400000
 114 #define PVR0_ENDI                       0x00200000
 115 #define PVR0_FAULT                      0x00100000
 116 #define PVR0_VERSION_MASK               0x0000FF00
 117 #define PVR0_USER1_MASK                 0x000000FF
 118
 119 /* User 2 PVR mask */
 120 #define PVR1_USER2_MASK                 0xFFFFFFFF
 121
 122 /* Configuration PVR masks */
 123 #define PVR2_D_OPB_MASK                 0x80000000
 124 #define PVR2_D_LMB_MASK                 0x40000000
 125 #define PVR2_I_OPB_MASK                 0x20000000
 126 #define PVR2_I_LMB_MASK                 0x10000000
 127 #define PVR2_INTERRUPT_IS_EDGE_MASK     0x08000000
 128 #define PVR2_EDGE_IS_POSITIVE_MASK      0x04000000
 129 #define PVR2_D_PLB_MASK                 0x02000000      /* new */
 130 #define PVR2_I_PLB_MASK                 0x01000000      /* new */
 131 #define PVR2_INTERCONNECT               0x00800000      /* new */
 132 #define PVR2_USE_EXTEND_FSL             0x00080000      /* new */
 133 #define PVR2_USE_FSL_EXC                0x00040000      /* new */
 134 #define PVR2_USE_MSR_INSTR              0x00020000
 135 #define PVR2_USE_PCMP_INSTR             0x00010000
 136 #define PVR2_AREA_OPTIMISED             0x00008000
 137 #define PVR2_USE_BARREL_MASK            0x00004000
 138 #define PVR2_USE_DIV_MASK               0x00002000
 139 #define PVR2_USE_HW_MUL_MASK            0x00001000
 140 #define PVR2_USE_FPU_MASK               0x00000800
 141 #define PVR2_USE_MUL64_MASK             0x00000400
 142 #define PVR2_USE_FPU2_MASK              0x00000200      /* new */
 143 #define PVR2_USE_IPLBEXC                0x00000100
 144 #define PVR2_USE_DPLBEXC                0x00000080
 145 #define PVR2_OPCODE_0x0_ILL_MASK        0x00000040
 146 #define PVR2_UNALIGNED_EXC_MASK         0x00000020
 147 #define PVR2_ILL_OPCODE_EXC_MASK        0x00000010
 148 #define PVR2_IOPB_BUS_EXC_MASK          0x00000008
 149 #define PVR2_DOPB_BUS_EXC_MASK          0x00000004
 150 #define PVR2_DIV_ZERO_EXC_MASK          0x00000002
 151 #define PVR2_FPU_EXC_MASK               0x00000001
 152
 153 /* Debug and exception PVR masks */
 154 #define PVR3_DEBUG_ENABLED_MASK         0x80000000
 155 #define PVR3_NUMBER_OF_PC_BRK_MASK      0x1E000000
 156 #define PVR3_NUMBER_OF_RD_ADDR_BRK_MASK 0x00380000
 157 #define PVR3_NUMBER_OF_WR_ADDR_BRK_MASK 0x0000E000
 158 #define PVR3_FSL_LINKS_MASK             0x00000380
 159
 160 /* ICache config PVR masks */
 161 #define PVR4_USE_ICACHE_MASK            0x80000000
 162 #define PVR4_ICACHE_ADDR_TAG_BITS_MASK  0x7C000000
 163 #define PVR4_ICACHE_USE_FSL_MASK        0x02000000
 164 #define PVR4_ICACHE_ALLOW_WR_MASK       0x01000000
 165 #define PVR4_ICACHE_LINE_LEN_MASK       0x00E00000
 166 #define PVR4_ICACHE_BYTE_SIZE_MASK      0x001F0000
 167
 168 /* DCache config PVR masks */
 169 #define PVR5_USE_DCACHE_MASK            0x80000000
 170 #define PVR5_DCACHE_ADDR_TAG_BITS_MASK  0x7C000000
 171 #define PVR5_DCACHE_USE_FSL_MASK        0x02000000
 172 #define PVR5_DCACHE_ALLOW_WR_MASK       0x01000000
 173 #define PVR5_DCACHE_LINE_LEN_MASK       0x00E00000
 174 #define PVR5_DCACHE_BYTE_SIZE_MASK      0x001F0000
 175 #define PVR5_DCACHE_WRITEBACK_MASK      0x00004000
 176
 177 /* ICache base address PVR mask */
 178 #define PVR6_ICACHE_BASEADDR_MASK       0xFFFFFFFF
 179
 180 /* ICache high address PVR mask */
 181 #define PVR7_ICACHE_HIGHADDR_MASK       0xFFFFFFFF
 182
 183 /* DCache base address PVR mask */
 184 #define PVR8_DCACHE_BASEADDR_MASK       0xFFFFFFFF
 185
 186 /* DCache high address PVR mask */
 187 #define PVR9_DCACHE_HIGHADDR_MASK       0xFFFFFFFF
 188
 189 /* Target family PVR mask */
 190 #define PVR10_TARGET_FAMILY_MASK        0xFF000000
 191
 192 /* MMU descrtiption */
 193 #define PVR11_USE_MMU                   0xC0000000
 194 #define PVR11_MMU_ITLB_SIZE             0x38000000
 195 #define PVR11_MMU_DTLB_SIZE             0x07000000
 196 #define PVR11_MMU_TLB_ACCESS            0x00C00000
 197 #define PVR11_MMU_ZONES                 0x003C0000
 198 /* MSR Reset value PVR mask */
 199 #define PVR11_MSR_RESET_VALUE_MASK      0x000007FF
 200
 201
 202
 203 /* CPU flags.  */
 204
 205 /* Condition codes.  */
 206 #define CC_GE  5
 207 #define CC_GT  4
 208 #define CC_LE  3
 209 #define CC_LT  2
 210 #define CC_NE  1
 211 #define CC_EQ  0
 212
 213 #define NB_MMU_MODES    3
 214 typedef struct CPUMBState {
 215     uint32_t debug;
 216     uint32_t btaken;
 217     uint32_t btarget;
 218     uint32_t bimm;
 219
 220     uint32_t imm;
 221     uint32_t regs[33];
 222     uint32_t sregs[24];
 223     float_status fp_status;
 224
 225     /* Internal flags.  */
 226 #define IMM_FLAG        4
 227 #define MSR_EE_FLAG     (1 << 8)
 228 #define DRTI_FLAG       (1 << 16)
 229 #define DRTE_FLAG       (1 << 17)
 230 #define DRTB_FLAG       (1 << 18)
 231 #define D_FLAG          (1 << 19)  /* Bit in ESR.  */
 232 /* TB dependant CPUState.  */
 233 #define IFLAGS_TB_MASK  (D_FLAG | IMM_FLAG | DRTI_FLAG | DRTE_FLAG | DRTB_FLAG)
 234     uint32_t iflags;
 235
 236     struct {
 237         uint32_t regs[16];
 238     } pvr;
 239
 240 #if !defined(CONFIG_USER_ONLY)
 241     /* Unified MMU.  */
 242     struct microblaze_mmu mmu;
 243 #endif
 244
 245     CPU_COMMON
 246 } CPUMBState;
 247
 248 CPUState *cpu_mb_init(const char *cpu_model);
 249 int cpu_mb_exec(CPUState *s);
 250 void cpu_mb_close(CPUState *s);
 251 void do_interrupt(CPUState *env);
 252 /* you can call this signal handler from your SIGBUS and SIGSEGV
 253    signal handlers to inform the virtual CPU of exceptions. non zero
 254    is returned if the signal was handled by the virtual CPU.  */
 255 int cpu_mb_signal_handler(int host_signum, void *pinfo,
 256                           void *puc);
 257
 258 enum {
 259     CC_OP_DYNAMIC, /* Use env->cc_op  */
 260     CC_OP_FLAGS,
 261     CC_OP_CMP,
 262 };
 263
 264 /* FIXME: MB uses variable pages down to 1K but linux only uses 4k.  */
 265 #define TARGET_PAGE_BITS 12
 266 #define MMAP_SHIFT TARGET_PAGE_BITS
 267
 268 #define TARGET_PHYS_ADDR_SPACE_BITS 32
 269 #define TARGET_VIRT_ADDR_SPACE_BITS 32
 270
 271 #define cpu_init cpu_mb_init
 272 #define cpu_exec cpu_mb_exec
 273 #define cpu_gen_code cpu_mb_gen_code
 274 #define cpu_signal_handler cpu_mb_signal_handler
 275
 276 #define CPU_SAVE_VERSION 1
 277
 278 /* MMU modes definitions */
 279 #define MMU_MODE0_SUFFIX _nommu
 280 #define MMU_MODE1_SUFFIX _kernel
 281 #define MMU_MODE2_SUFFIX _user
 282 #define MMU_NOMMU_IDX   0
 283 #define MMU_KERNEL_IDX  1
 284 #define MMU_USER_IDX    2
 285 /* See NB_MMU_MODES further up the file.  */
 286
 287 static inline int cpu_mmu_index (CPUState *env)
 288 {
 289         /* Are we in nommu mode?.  */
 290         if (!(env->sregs[SR_MSR] & MSR_VM))
 291             return MMU_NOMMU_IDX;
 292
 293         if (env->sregs[SR_MSR] & MSR_UM)
 294             return MMU_USER_IDX;
 295         return MMU_KERNEL_IDX;
 296 }
 297
 298 int cpu_mb_handle_mmu_fault(CPUState *env, target_ulong address, int rw,
 299                             int mmu_idx, int is_softmmu);
 300 #define cpu_handle_mmu_fault cpu_mb_handle_mmu_fault
 301
 302 #if defined(CONFIG_USER_ONLY)
 303 static inline void cpu_clone_regs(CPUState *env, target_ulong newsp)
 304 {
 305     if (newsp)
 306         env->regs[R_SP] = newsp;
 307     env->regs[3] = 0;
 308 }
 309 #endif
 310
 311 static inline void cpu_set_tls(CPUState *env, target_ulong newtls)
 312 {
 313 }
 314
 315 static inline int cpu_interrupts_enabled(CPUState *env)
 316 {
 317     return env->sregs[SR_MSR] & MSR_IE;
 318 }
 319
 320 #include "cpu-all.h"
 321
 322 static inline target_ulong cpu_get_pc(CPUState *env)
 323 {
 324     return env->sregs[SR_PC];
 325 }
 326
 327 static inline void cpu_get_tb_cpu_state(CPUState *env, target_ulong *pc,
 328                                         target_ulong *cs_base, int *flags)
 329 {
 330     *pc = env->sregs[SR_PC];
 331     *cs_base = 0;
 332     *flags = (env->iflags & IFLAGS_TB_MASK) |
 333                  (env->sregs[SR_MSR] & (MSR_UM | MSR_VM | MSR_EE));
 334 }
 335
 336 #if !defined(CONFIG_USER_ONLY)
 337 void do_unassigned_access(target_phys_addr_t addr, int is_write, int is_exec,
 338                           int is_asi, int size);
 339 #endif
 340 #endif