?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
qcow2: Allow updating no refcounts
[qemu.git] / target-i386 / translate.c
blob807811205493529ce849bf1acc44f73df9c6a7c9
1 /*
2 * i386 translation
3 *
4 * Copyright (c) 2003 Fabrice Bellard
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
18 */
19 #include <stdarg.h>
20 #include <stdlib.h>
21 #include <stdio.h>
22 #include <string.h>
23 #include <inttypes.h>
24 #include <signal.h>
25
26 #include "cpu.h"
27 #include "exec-all.h"
28 #include "disas.h"
29 #include "tcg-op.h"
30
31 #include "helper.h"
32 #define GEN_HELPER 1
33 #include "helper.h"
34
35 #define PREFIX_REPZ 0x01
36 #define PREFIX_REPNZ 0x02
37 #define PREFIX_LOCK 0x04
38 #define PREFIX_DATA 0x08
39 #define PREFIX_ADR 0x10
40
41 #ifdef TARGET_X86_64
42 #define X86_64_ONLY(x) x
43 #define X86_64_DEF(...) __VA_ARGS__
44 #define CODE64(s) ((s)->code64)
45 #define REX_X(s) ((s)->rex_x)
46 #define REX_B(s) ((s)->rex_b)
47 /* XXX: gcc generates push/pop in some opcodes, so we cannot use them */
48 #if 1
49 #define BUGGY_64(x) NULL
50 #endif
51 #else
52 #define X86_64_ONLY(x) NULL
53 #define X86_64_DEF(...)
54 #define CODE64(s) 0
55 #define REX_X(s) 0
56 #define REX_B(s) 0
57 #endif
58
59 //#define MACRO_TEST 1
60
61 /* global register indexes */
62 static TCGv_ptr cpu_env;
63 static TCGv cpu_A0, cpu_cc_src, cpu_cc_dst, cpu_cc_tmp;
64 static TCGv_i32 cpu_cc_op;
65 static TCGv cpu_regs[CPU_NB_REGS];
66 /* local temps */
67 static TCGv cpu_T[2], cpu_T3;
68 /* local register indexes (only used inside old micro ops) */
69 static TCGv cpu_tmp0, cpu_tmp4;
70 static TCGv_ptr cpu_ptr0, cpu_ptr1;
71 static TCGv_i32 cpu_tmp2_i32, cpu_tmp3_i32;
72 static TCGv_i64 cpu_tmp1_i64;
73 static TCGv cpu_tmp5;
74
75 #include "gen-icount.h"
76
77 #ifdef TARGET_X86_64
78 static int x86_64_hregs;
79 #endif
80
81 typedef struct DisasContext {
82 /* current insn context */
83 int override; /* -1 if no override */
84 int prefix;
85 int aflag, dflag;
86 target_ulong pc; /* pc = eip + cs_base */
87 int is_jmp; /* 1 = means jump (stop translation), 2 means CPU
88 static state change (stop translation) */
89 /* current block context */
90 target_ulong cs_base; /* base of CS segment */
91 int pe; /* protected mode */
92 int code32; /* 32 bit code segment */
93 #ifdef TARGET_X86_64
94 int lma; /* long mode active */
95 int code64; /* 64 bit code segment */
96 int rex_x, rex_b;
97 #endif
98 int ss32; /* 32 bit stack segment */
99 int cc_op; /* current CC operation */
100 int addseg; /* non zero if either DS/ES/SS have a non zero base */
101 int f_st; /* currently unused */
102 int vm86; /* vm86 mode */
103 int cpl;
104 int iopl;
105 int tf; /* TF cpu flag */
106 int singlestep_enabled; /* "hardware" single step enabled */
107 int jmp_opt; /* use direct block chaining for direct jumps */
108 int mem_index; /* select memory access functions */
109 uint64_t flags; /* all execution flags */
110 struct TranslationBlock *tb;
111 int popl_esp_hack; /* for correct popl with esp base handling */
112 int rip_offset; /* only used in x86_64, but left for simplicity */
113 int cpuid_features;
114 int cpuid_ext_features;
115 int cpuid_ext2_features;
116 int cpuid_ext3_features;
117 } DisasContext;
118
119 static void gen_eob(DisasContext *s);
120 static void gen_jmp(DisasContext *s, target_ulong eip);
121 static void gen_jmp_tb(DisasContext *s, target_ulong eip, int tb_num);
122
123 /* i386 arith/logic operations */
124 enum {
125 OP_ADDL,
126 OP_ORL,
127 OP_ADCL,
128 OP_SBBL,
129 OP_ANDL,
130 OP_SUBL,
131 OP_XORL,
132 OP_CMPL,
133 };
134
135 /* i386 shift ops */
136 enum {
137 OP_ROL,
138 OP_ROR,
139 OP_RCL,
140 OP_RCR,
141 OP_SHL,
142 OP_SHR,
143 OP_SHL1, /* undocumented */
144 OP_SAR = 7,
145 };
146
147 enum {
148 JCC_O,
149 JCC_B,
150 JCC_Z,
151 JCC_BE,
152 JCC_S,
153 JCC_P,
154 JCC_L,
155 JCC_LE,
156 };
157
158 /* operand size */
159 enum {
160 OT_BYTE = 0,
161 OT_WORD,
162 OT_LONG,
163 OT_QUAD,
164 };
165
166 enum {
167 /* I386 int registers */
168 OR_EAX, /* MUST be even numbered */
169 OR_ECX,
170 OR_EDX,
171 OR_EBX,
172 OR_ESP,
173 OR_EBP,
174 OR_ESI,
175 OR_EDI,
176
177 OR_TMP0 = 16, /* temporary operand register */
178 OR_TMP1,
179 OR_A0, /* temporary register used when doing address evaluation */
180 };
181
182 static inline void gen_op_movl_T0_0(void)
183 {
184 tcg_gen_movi_tl(cpu_T[0], 0);
185 }
186
187 static inline void gen_op_movl_T0_im(int32_t val)
188 {
189 tcg_gen_movi_tl(cpu_T[0], val);
190 }
191
192 static inline void gen_op_movl_T0_imu(uint32_t val)
193 {
194 tcg_gen_movi_tl(cpu_T[0], val);
195 }
196
197 static inline void gen_op_movl_T1_im(int32_t val)
198 {
199 tcg_gen_movi_tl(cpu_T[1], val);
200 }
201
202 static inline void gen_op_movl_T1_imu(uint32_t val)
203 {
204 tcg_gen_movi_tl(cpu_T[1], val);
205 }
206
207 static inline void gen_op_movl_A0_im(uint32_t val)
208 {
209 tcg_gen_movi_tl(cpu_A0, val);
210 }
211
212 #ifdef TARGET_X86_64
213 static inline void gen_op_movq_A0_im(int64_t val)
214 {
215 tcg_gen_movi_tl(cpu_A0, val);
216 }
217 #endif
218
219 static inline void gen_movtl_T0_im(target_ulong val)
220 {
221 tcg_gen_movi_tl(cpu_T[0], val);
222 }
223
224 static inline void gen_movtl_T1_im(target_ulong val)
225 {
226 tcg_gen_movi_tl(cpu_T[1], val);
227 }
228
229 static inline void gen_op_andl_T0_ffff(void)
230 {
231 tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 0xffff);
232 }
233
234 static inline void gen_op_andl_T0_im(uint32_t val)
235 {
236 tcg_gen_andi_tl(cpu_T[0], cpu_T[0], val);
237 }
238
239 static inline void gen_op_movl_T0_T1(void)
240 {
241 tcg_gen_mov_tl(cpu_T[0], cpu_T[1]);
242 }
243
244 static inline void gen_op_andl_A0_ffff(void)
245 {
246 tcg_gen_andi_tl(cpu_A0, cpu_A0, 0xffff);
247 }
248
249 #ifdef TARGET_X86_64
250
251 #define NB_OP_SIZES 4
252
253 #else /* !TARGET_X86_64 */
254
255 #define NB_OP_SIZES 3
256
257 #endif /* !TARGET_X86_64 */
258
259 #if defined(HOST_WORDS_BIGENDIAN)
260 #define REG_B_OFFSET (sizeof(target_ulong) - 1)
261 #define REG_H_OFFSET (sizeof(target_ulong) - 2)
262 #define REG_W_OFFSET (sizeof(target_ulong) - 2)
263 #define REG_L_OFFSET (sizeof(target_ulong) - 4)
264 #define REG_LH_OFFSET (sizeof(target_ulong) - 8)
265 #else
266 #define REG_B_OFFSET 0
267 #define REG_H_OFFSET 1
268 #define REG_W_OFFSET 0
269 #define REG_L_OFFSET 0
270 #define REG_LH_OFFSET 4
271 #endif
272
273 static inline void gen_op_mov_reg_v(int ot, int reg, TCGv t0)
274 {
275 TCGv tmp;
276
277 switch(ot) {
278 case OT_BYTE:
279 tmp = tcg_temp_new();
280 tcg_gen_ext8u_tl(tmp, t0);
281 if (reg < 4 X86_64_DEF( || reg >= 8 || x86_64_hregs)) {
282 tcg_gen_andi_tl(cpu_regs[reg], cpu_regs[reg], ~0xff);
283 tcg_gen_or_tl(cpu_regs[reg], cpu_regs[reg], tmp);
284 } else {
285 tcg_gen_shli_tl(tmp, tmp, 8);
286 tcg_gen_andi_tl(cpu_regs[reg - 4], cpu_regs[reg - 4], ~0xff00);
287 tcg_gen_or_tl(cpu_regs[reg - 4], cpu_regs[reg - 4], tmp);
288 }
289 tcg_temp_free(tmp);
290 break;
291 case OT_WORD:
292 tmp = tcg_temp_new();
293 tcg_gen_ext16u_tl(tmp, t0);
294 tcg_gen_andi_tl(cpu_regs[reg], cpu_regs[reg], ~0xffff);
295 tcg_gen_or_tl(cpu_regs[reg], cpu_regs[reg], tmp);
296 tcg_temp_free(tmp);
297 break;
298 default: /* XXX this shouldn't be reached; abort? */
299 case OT_LONG:
300 /* For x86_64, this sets the higher half of register to zero.
301 For i386, this is equivalent to a mov. */
302 tcg_gen_ext32u_tl(cpu_regs[reg], t0);
303 break;
304 #ifdef TARGET_X86_64
305 case OT_QUAD:
306 tcg_gen_mov_tl(cpu_regs[reg], t0);
307 break;
308 #endif
309 }
310 }
311
312 static inline void gen_op_mov_reg_T0(int ot, int reg)
313 {
314 gen_op_mov_reg_v(ot, reg, cpu_T[0]);
315 }
316
317 static inline void gen_op_mov_reg_T1(int ot, int reg)
318 {
319 gen_op_mov_reg_v(ot, reg, cpu_T[1]);
320 }
321
322 static inline void gen_op_mov_reg_A0(int size, int reg)
323 {
324 TCGv tmp;
325
326 switch(size) {
327 case 0:
328 tmp = tcg_temp_new();
329 tcg_gen_ext16u_tl(tmp, cpu_A0);
330 tcg_gen_andi_tl(cpu_regs[reg], cpu_regs[reg], ~0xffff);
331 tcg_gen_or_tl(cpu_regs[reg], cpu_regs[reg], tmp);
332 tcg_temp_free(tmp);
333 break;
334 default: /* XXX this shouldn't be reached; abort? */
335 case 1:
336 /* For x86_64, this sets the higher half of register to zero.
337 For i386, this is equivalent to a mov. */
338 tcg_gen_ext32u_tl(cpu_regs[reg], cpu_A0);
339 break;
340 #ifdef TARGET_X86_64
341 case 2:
342 tcg_gen_mov_tl(cpu_regs[reg], cpu_A0);
343 break;
344 #endif
345 }
346 }
347
348 static inline void gen_op_mov_v_reg(int ot, TCGv t0, int reg)
349 {
350 switch(ot) {
351 case OT_BYTE:
352 if (reg < 4 X86_64_DEF( || reg >= 8 || x86_64_hregs)) {
353 goto std_case;
354 } else {
355 tcg_gen_shri_tl(t0, cpu_regs[reg - 4], 8);
356 tcg_gen_ext8u_tl(t0, t0);
357 }
358 break;
359 default:
360 std_case:
361 tcg_gen_mov_tl(t0, cpu_regs[reg]);
362 break;
363 }
364 }
365
366 static inline void gen_op_mov_TN_reg(int ot, int t_index, int reg)
367 {
368 gen_op_mov_v_reg(ot, cpu_T[t_index], reg);
369 }
370
371 static inline void gen_op_movl_A0_reg(int reg)
372 {
373 tcg_gen_mov_tl(cpu_A0, cpu_regs[reg]);
374 }
375
376 static inline void gen_op_addl_A0_im(int32_t val)
377 {
378 tcg_gen_addi_tl(cpu_A0, cpu_A0, val);
379 #ifdef TARGET_X86_64
380 tcg_gen_andi_tl(cpu_A0, cpu_A0, 0xffffffff);
381 #endif
382 }
383
384 #ifdef TARGET_X86_64
385 static inline void gen_op_addq_A0_im(int64_t val)
386 {
387 tcg_gen_addi_tl(cpu_A0, cpu_A0, val);
388 }
389 #endif
390
391 static void gen_add_A0_im(DisasContext *s, int val)
392 {
393 #ifdef TARGET_X86_64
394 if (CODE64(s))
395 gen_op_addq_A0_im(val);
396 else
397 #endif
398 gen_op_addl_A0_im(val);
399 }
400
401 static inline void gen_op_addl_T0_T1(void)
402 {
403 tcg_gen_add_tl(cpu_T[0], cpu_T[0], cpu_T[1]);
404 }
405
406 static inline void gen_op_jmp_T0(void)
407 {
408 tcg_gen_st_tl(cpu_T[0], cpu_env, offsetof(CPUState, eip));
409 }
410
411 static inline void gen_op_add_reg_im(int size, int reg, int32_t val)
412 {
413 switch(size) {
414 case 0:
415 tcg_gen_addi_tl(cpu_tmp0, cpu_regs[reg], val);
416 tcg_gen_ext16u_tl(cpu_tmp0, cpu_tmp0);
417 tcg_gen_andi_tl(cpu_regs[reg], cpu_regs[reg], ~0xffff);
418 tcg_gen_or_tl(cpu_regs[reg], cpu_regs[reg], cpu_tmp0);
419 break;
420 case 1:
421 tcg_gen_addi_tl(cpu_tmp0, cpu_regs[reg], val);
422 /* For x86_64, this sets the higher half of register to zero.
423 For i386, this is equivalent to a nop. */
424 tcg_gen_ext32u_tl(cpu_tmp0, cpu_tmp0);
425 tcg_gen_mov_tl(cpu_regs[reg], cpu_tmp0);
426 break;
427 #ifdef TARGET_X86_64
428 case 2:
429 tcg_gen_addi_tl(cpu_regs[reg], cpu_regs[reg], val);
430 break;
431 #endif
432 }
433 }
434
435 static inline void gen_op_add_reg_T0(int size, int reg)
436 {
437 switch(size) {
438 case 0:
439 tcg_gen_add_tl(cpu_tmp0, cpu_regs[reg], cpu_T[0]);
440 tcg_gen_ext16u_tl(cpu_tmp0, cpu_tmp0);
441 tcg_gen_andi_tl(cpu_regs[reg], cpu_regs[reg], ~0xffff);
442 tcg_gen_or_tl(cpu_regs[reg], cpu_regs[reg], cpu_tmp0);
443 break;
444 case 1:
445 tcg_gen_add_tl(cpu_tmp0, cpu_regs[reg], cpu_T[0]);
446 /* For x86_64, this sets the higher half of register to zero.
447 For i386, this is equivalent to a nop. */
448 tcg_gen_ext32u_tl(cpu_tmp0, cpu_tmp0);
449 tcg_gen_mov_tl(cpu_regs[reg], cpu_tmp0);
450 break;
451 #ifdef TARGET_X86_64
452 case 2:
453 tcg_gen_add_tl(cpu_regs[reg], cpu_regs[reg], cpu_T[0]);
454 break;
455 #endif
456 }
457 }
458
459 static inline void gen_op_set_cc_op(int32_t val)
460 {
461 tcg_gen_movi_i32(cpu_cc_op, val);
462 }
463
464 static inline void gen_op_addl_A0_reg_sN(int shift, int reg)
465 {
466 tcg_gen_mov_tl(cpu_tmp0, cpu_regs[reg]);
467 if (shift != 0)
468 tcg_gen_shli_tl(cpu_tmp0, cpu_tmp0, shift);
469 tcg_gen_add_tl(cpu_A0, cpu_A0, cpu_tmp0);
470 /* For x86_64, this sets the higher half of register to zero.
471 For i386, this is equivalent to a nop. */
472 tcg_gen_ext32u_tl(cpu_A0, cpu_A0);
473 }
474
475 static inline void gen_op_movl_A0_seg(int reg)
476 {
477 tcg_gen_ld32u_tl(cpu_A0, cpu_env, offsetof(CPUState, segs[reg].base) + REG_L_OFFSET);
478 }
479
480 static inline void gen_op_addl_A0_seg(int reg)
481 {
482 tcg_gen_ld_tl(cpu_tmp0, cpu_env, offsetof(CPUState, segs[reg].base));
483 tcg_gen_add_tl(cpu_A0, cpu_A0, cpu_tmp0);
484 #ifdef TARGET_X86_64
485 tcg_gen_andi_tl(cpu_A0, cpu_A0, 0xffffffff);
486 #endif
487 }
488
489 #ifdef TARGET_X86_64
490 static inline void gen_op_movq_A0_seg(int reg)
491 {
492 tcg_gen_ld_tl(cpu_A0, cpu_env, offsetof(CPUState, segs[reg].base));
493 }
494
495 static inline void gen_op_addq_A0_seg(int reg)
496 {
497 tcg_gen_ld_tl(cpu_tmp0, cpu_env, offsetof(CPUState, segs[reg].base));
498 tcg_gen_add_tl(cpu_A0, cpu_A0, cpu_tmp0);
499 }
500
501 static inline void gen_op_movq_A0_reg(int reg)
502 {
503 tcg_gen_mov_tl(cpu_A0, cpu_regs[reg]);
504 }
505
506 static inline void gen_op_addq_A0_reg_sN(int shift, int reg)
507 {
508 tcg_gen_mov_tl(cpu_tmp0, cpu_regs[reg]);
509 if (shift != 0)
510 tcg_gen_shli_tl(cpu_tmp0, cpu_tmp0, shift);
511 tcg_gen_add_tl(cpu_A0, cpu_A0, cpu_tmp0);
512 }
513 #endif
514
515 static inline void gen_op_lds_T0_A0(int idx)
516 {
517 int mem_index = (idx >> 2) - 1;
518 switch(idx & 3) {
519 case 0:
520 tcg_gen_qemu_ld8s(cpu_T[0], cpu_A0, mem_index);
521 break;
522 case 1:
523 tcg_gen_qemu_ld16s(cpu_T[0], cpu_A0, mem_index);
524 break;
525 default:
526 case 2:
527 tcg_gen_qemu_ld32s(cpu_T[0], cpu_A0, mem_index);
528 break;
529 }
530 }
531
532 static inline void gen_op_ld_v(int idx, TCGv t0, TCGv a0)
533 {
534 int mem_index = (idx >> 2) - 1;
535 switch(idx & 3) {
536 case 0:
537 tcg_gen_qemu_ld8u(t0, a0, mem_index);
538 break;
539 case 1:
540 tcg_gen_qemu_ld16u(t0, a0, mem_index);
541 break;
542 case 2:
543 tcg_gen_qemu_ld32u(t0, a0, mem_index);
544 break;
545 default:
546 case 3:
547 /* Should never happen on 32-bit targets. */
548 #ifdef TARGET_X86_64
549 tcg_gen_qemu_ld64(t0, a0, mem_index);
550 #endif
551 break;
552 }
553 }
554
555 /* XXX: always use ldu or lds */
556 static inline void gen_op_ld_T0_A0(int idx)
557 {
558 gen_op_ld_v(idx, cpu_T[0], cpu_A0);
559 }
560
561 static inline void gen_op_ldu_T0_A0(int idx)
562 {
563 gen_op_ld_v(idx, cpu_T[0], cpu_A0);
564 }
565
566 static inline void gen_op_ld_T1_A0(int idx)
567 {
568 gen_op_ld_v(idx, cpu_T[1], cpu_A0);
569 }
570
571 static inline void gen_op_st_v(int idx, TCGv t0, TCGv a0)
572 {
573 int mem_index = (idx >> 2) - 1;
574 switch(idx & 3) {
575 case 0:
576 tcg_gen_qemu_st8(t0, a0, mem_index);
577 break;
578 case 1:
579 tcg_gen_qemu_st16(t0, a0, mem_index);
580 break;
581 case 2:
582 tcg_gen_qemu_st32(t0, a0, mem_index);
583 break;
584 default:
585 case 3:
586 /* Should never happen on 32-bit targets. */
587 #ifdef TARGET_X86_64
588 tcg_gen_qemu_st64(t0, a0, mem_index);
589 #endif
590 break;
591 }
592 }
593
594 static inline void gen_op_st_T0_A0(int idx)
595 {
596 gen_op_st_v(idx, cpu_T[0], cpu_A0);
597 }
598
599 static inline void gen_op_st_T1_A0(int idx)
600 {
601 gen_op_st_v(idx, cpu_T[1], cpu_A0);
602 }
603
604 static inline void gen_jmp_im(target_ulong pc)
605 {
606 tcg_gen_movi_tl(cpu_tmp0, pc);
607 tcg_gen_st_tl(cpu_tmp0, cpu_env, offsetof(CPUState, eip));
608 }
609
610 static inline void gen_string_movl_A0_ESI(DisasContext *s)
611 {
612 int override;
613
614 override = s->override;
615 #ifdef TARGET_X86_64
616 if (s->aflag == 2) {
617 if (override >= 0) {
618 gen_op_movq_A0_seg(override);
619 gen_op_addq_A0_reg_sN(0, R_ESI);
620 } else {
621 gen_op_movq_A0_reg(R_ESI);
622 }
623 } else
624 #endif
625 if (s->aflag) {
626 /* 32 bit address */
627 if (s->addseg && override < 0)
628 override = R_DS;
629 if (override >= 0) {
630 gen_op_movl_A0_seg(override);
631 gen_op_addl_A0_reg_sN(0, R_ESI);
632 } else {
633 gen_op_movl_A0_reg(R_ESI);
634 }
635 } else {
636 /* 16 address, always override */
637 if (override < 0)
638 override = R_DS;
639 gen_op_movl_A0_reg(R_ESI);
640 gen_op_andl_A0_ffff();
641 gen_op_addl_A0_seg(override);
642 }
643 }
644
645 static inline void gen_string_movl_A0_EDI(DisasContext *s)
646 {
647 #ifdef TARGET_X86_64
648 if (s->aflag == 2) {
649 gen_op_movq_A0_reg(R_EDI);
650 } else
651 #endif
652 if (s->aflag) {
653 if (s->addseg) {
654 gen_op_movl_A0_seg(R_ES);
655 gen_op_addl_A0_reg_sN(0, R_EDI);
656 } else {
657 gen_op_movl_A0_reg(R_EDI);
658 }
659 } else {
660 gen_op_movl_A0_reg(R_EDI);
661 gen_op_andl_A0_ffff();
662 gen_op_addl_A0_seg(R_ES);
663 }
664 }
665
666 static inline void gen_op_movl_T0_Dshift(int ot)
667 {
668 tcg_gen_ld32s_tl(cpu_T[0], cpu_env, offsetof(CPUState, df));
669 tcg_gen_shli_tl(cpu_T[0], cpu_T[0], ot);
670 };
671
672 static void gen_extu(int ot, TCGv reg)
673 {
674 switch(ot) {
675 case OT_BYTE:
676 tcg_gen_ext8u_tl(reg, reg);
677 break;
678 case OT_WORD:
679 tcg_gen_ext16u_tl(reg, reg);
680 break;
681 case OT_LONG:
682 tcg_gen_ext32u_tl(reg, reg);
683 break;
684 default:
685 break;
686 }
687 }
688
689 static void gen_exts(int ot, TCGv reg)
690 {
691 switch(ot) {
692 case OT_BYTE:
693 tcg_gen_ext8s_tl(reg, reg);
694 break;
695 case OT_WORD:
696 tcg_gen_ext16s_tl(reg, reg);
697 break;
698 case OT_LONG:
699 tcg_gen_ext32s_tl(reg, reg);
700 break;
701 default:
702 break;
703 }
704 }
705
706 static inline void gen_op_jnz_ecx(int size, int label1)
707 {
708 tcg_gen_mov_tl(cpu_tmp0, cpu_regs[R_ECX]);
709 gen_extu(size + 1, cpu_tmp0);
710 tcg_gen_brcondi_tl(TCG_COND_NE, cpu_tmp0, 0, label1);
711 }
712
713 static inline void gen_op_jz_ecx(int size, int label1)
714 {
715 tcg_gen_mov_tl(cpu_tmp0, cpu_regs[R_ECX]);
716 gen_extu(size + 1, cpu_tmp0);
717 tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_tmp0, 0, label1);
718 }
719
720 static void gen_helper_in_func(int ot, TCGv v, TCGv_i32 n)
721 {
722 switch (ot) {
723 case 0: gen_helper_inb(v, n); break;
724 case 1: gen_helper_inw(v, n); break;
725 case 2: gen_helper_inl(v, n); break;
726 }
727
728 }
729
730 static void gen_helper_out_func(int ot, TCGv_i32 v, TCGv_i32 n)
731 {
732 switch (ot) {
733 case 0: gen_helper_outb(v, n); break;
734 case 1: gen_helper_outw(v, n); break;
735 case 2: gen_helper_outl(v, n); break;
736 }
737
738 }
739
740 static void gen_check_io(DisasContext *s, int ot, target_ulong cur_eip,
741 uint32_t svm_flags)
742 {
743 int state_saved;
744 target_ulong next_eip;
745
746 state_saved = 0;
747 if (s->pe && (s->cpl > s->iopl || s->vm86)) {
748 if (s->cc_op != CC_OP_DYNAMIC)
749 gen_op_set_cc_op(s->cc_op);
750 gen_jmp_im(cur_eip);
751 state_saved = 1;
752 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
753 switch (ot) {
754 case 0: gen_helper_check_iob(cpu_tmp2_i32); break;
755 case 1: gen_helper_check_iow(cpu_tmp2_i32); break;
756 case 2: gen_helper_check_iol(cpu_tmp2_i32); break;
757 }
758 }
759 if(s->flags & HF_SVMI_MASK) {
760 if (!state_saved) {
761 if (s->cc_op != CC_OP_DYNAMIC)
762 gen_op_set_cc_op(s->cc_op);
763 gen_jmp_im(cur_eip);
764 state_saved = 1;
765 }
766 svm_flags |= (1 << (4 + ot));
767 next_eip = s->pc - s->cs_base;
768 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
769 gen_helper_svm_check_io(cpu_tmp2_i32, tcg_const_i32(svm_flags),
770 tcg_const_i32(next_eip - cur_eip));
771 }
772 }
773
774 static inline void gen_movs(DisasContext *s, int ot)
775 {
776 gen_string_movl_A0_ESI(s);
777 gen_op_ld_T0_A0(ot + s->mem_index);
778 gen_string_movl_A0_EDI(s);
779 gen_op_st_T0_A0(ot + s->mem_index);
780 gen_op_movl_T0_Dshift(ot);
781 gen_op_add_reg_T0(s->aflag, R_ESI);
782 gen_op_add_reg_T0(s->aflag, R_EDI);
783 }
784
785 static inline void gen_update_cc_op(DisasContext *s)
786 {
787 if (s->cc_op != CC_OP_DYNAMIC) {
788 gen_op_set_cc_op(s->cc_op);
789 s->cc_op = CC_OP_DYNAMIC;
790 }
791 }
792
793 static void gen_op_update1_cc(void)
794 {
795 tcg_gen_discard_tl(cpu_cc_src);
796 tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
797 }
798
799 static void gen_op_update2_cc(void)
800 {
801 tcg_gen_mov_tl(cpu_cc_src, cpu_T[1]);
802 tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
803 }
804
805 static inline void gen_op_cmpl_T0_T1_cc(void)
806 {
807 tcg_gen_mov_tl(cpu_cc_src, cpu_T[1]);
808 tcg_gen_sub_tl(cpu_cc_dst, cpu_T[0], cpu_T[1]);
809 }
810
811 static inline void gen_op_testl_T0_T1_cc(void)
812 {
813 tcg_gen_discard_tl(cpu_cc_src);
814 tcg_gen_and_tl(cpu_cc_dst, cpu_T[0], cpu_T[1]);
815 }
816
817 static void gen_op_update_neg_cc(void)
818 {
819 tcg_gen_neg_tl(cpu_cc_src, cpu_T[0]);
820 tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
821 }
822
823 /* compute eflags.C to reg */
824 static void gen_compute_eflags_c(TCGv reg)
825 {
826 gen_helper_cc_compute_c(cpu_tmp2_i32, cpu_cc_op);
827 tcg_gen_extu_i32_tl(reg, cpu_tmp2_i32);
828 }
829
830 /* compute all eflags to cc_src */
831 static void gen_compute_eflags(TCGv reg)
832 {
833 gen_helper_cc_compute_all(cpu_tmp2_i32, cpu_cc_op);
834 tcg_gen_extu_i32_tl(reg, cpu_tmp2_i32);
835 }
836
837 static inline void gen_setcc_slow_T0(DisasContext *s, int jcc_op)
838 {
839 if (s->cc_op != CC_OP_DYNAMIC)
840 gen_op_set_cc_op(s->cc_op);
841 switch(jcc_op) {
842 case JCC_O:
843 gen_compute_eflags(cpu_T[0]);
844 tcg_gen_shri_tl(cpu_T[0], cpu_T[0], 11);
845 tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 1);
846 break;
847 case JCC_B:
848 gen_compute_eflags_c(cpu_T[0]);
849 break;
850 case JCC_Z:
851 gen_compute_eflags(cpu_T[0]);
852 tcg_gen_shri_tl(cpu_T[0], cpu_T[0], 6);
853 tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 1);
854 break;
855 case JCC_BE:
856 gen_compute_eflags(cpu_tmp0);
857 tcg_gen_shri_tl(cpu_T[0], cpu_tmp0, 6);
858 tcg_gen_or_tl(cpu_T[0], cpu_T[0], cpu_tmp0);
859 tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 1);
860 break;
861 case JCC_S:
862 gen_compute_eflags(cpu_T[0]);
863 tcg_gen_shri_tl(cpu_T[0], cpu_T[0], 7);
864 tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 1);
865 break;
866 case JCC_P:
867 gen_compute_eflags(cpu_T[0]);
868 tcg_gen_shri_tl(cpu_T[0], cpu_T[0], 2);
869 tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 1);
870 break;
871 case JCC_L:
872 gen_compute_eflags(cpu_tmp0);
873 tcg_gen_shri_tl(cpu_T[0], cpu_tmp0, 11); /* CC_O */
874 tcg_gen_shri_tl(cpu_tmp0, cpu_tmp0, 7); /* CC_S */
875 tcg_gen_xor_tl(cpu_T[0], cpu_T[0], cpu_tmp0);
876 tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 1);
877 break;
878 default:
879 case JCC_LE:
880 gen_compute_eflags(cpu_tmp0);
881 tcg_gen_shri_tl(cpu_T[0], cpu_tmp0, 11); /* CC_O */
882 tcg_gen_shri_tl(cpu_tmp4, cpu_tmp0, 7); /* CC_S */
883 tcg_gen_shri_tl(cpu_tmp0, cpu_tmp0, 6); /* CC_Z */
884 tcg_gen_xor_tl(cpu_T[0], cpu_T[0], cpu_tmp4);
885 tcg_gen_or_tl(cpu_T[0], cpu_T[0], cpu_tmp0);
886 tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 1);
887 break;
888 }
889 }
890
891 /* return true if setcc_slow is not needed (WARNING: must be kept in
892 sync with gen_jcc1) */
893 static int is_fast_jcc_case(DisasContext *s, int b)
894 {
895 int jcc_op;
896 jcc_op = (b >> 1) & 7;
897 switch(s->cc_op) {
898 /* we optimize the cmp/jcc case */
899 case CC_OP_SUBB:
900 case CC_OP_SUBW:
901 case CC_OP_SUBL:
902 case CC_OP_SUBQ:
903 if (jcc_op == JCC_O || jcc_op == JCC_P)
904 goto slow_jcc;
905 break;
906
907 /* some jumps are easy to compute */
908 case CC_OP_ADDB:
909 case CC_OP_ADDW:
910 case CC_OP_ADDL:
911 case CC_OP_ADDQ:
912
913 case CC_OP_LOGICB:
914 case CC_OP_LOGICW:
915 case CC_OP_LOGICL:
916 case CC_OP_LOGICQ:
917
918 case CC_OP_INCB:
919 case CC_OP_INCW:
920 case CC_OP_INCL:
921 case CC_OP_INCQ:
922
923 case CC_OP_DECB:
924 case CC_OP_DECW:
925 case CC_OP_DECL:
926 case CC_OP_DECQ:
927
928 case CC_OP_SHLB:
929 case CC_OP_SHLW:
930 case CC_OP_SHLL:
931 case CC_OP_SHLQ:
932 if (jcc_op != JCC_Z && jcc_op != JCC_S)
933 goto slow_jcc;
934 break;
935 default:
936 slow_jcc:
937 return 0;
938 }
939 return 1;
940 }
941
942 /* generate a conditional jump to label 'l1' according to jump opcode
943 value 'b'. In the fast case, T0 is guaranted not to be used. */
944 static inline void gen_jcc1(DisasContext *s, int cc_op, int b, int l1)
945 {
946 int inv, jcc_op, size, cond;
947 TCGv t0;
948
949 inv = b & 1;
950 jcc_op = (b >> 1) & 7;
951
952 switch(cc_op) {
953 /* we optimize the cmp/jcc case */
954 case CC_OP_SUBB:
955 case CC_OP_SUBW:
956 case CC_OP_SUBL:
957 case CC_OP_SUBQ:
958
959 size = cc_op - CC_OP_SUBB;
960 switch(jcc_op) {
961 case JCC_Z:
962 fast_jcc_z:
963 switch(size) {
964 case 0:
965 tcg_gen_andi_tl(cpu_tmp0, cpu_cc_dst, 0xff);
966 t0 = cpu_tmp0;
967 break;
968 case 1:
969 tcg_gen_andi_tl(cpu_tmp0, cpu_cc_dst, 0xffff);
970 t0 = cpu_tmp0;
971 break;
972 #ifdef TARGET_X86_64
973 case 2:
974 tcg_gen_andi_tl(cpu_tmp0, cpu_cc_dst, 0xffffffff);
975 t0 = cpu_tmp0;
976 break;
977 #endif
978 default:
979 t0 = cpu_cc_dst;
980 break;
981 }
982 tcg_gen_brcondi_tl(inv ? TCG_COND_NE : TCG_COND_EQ, t0, 0, l1);
983 break;
984 case JCC_S:
985 fast_jcc_s:
986 switch(size) {
987 case 0:
988 tcg_gen_andi_tl(cpu_tmp0, cpu_cc_dst, 0x80);
989 tcg_gen_brcondi_tl(inv ? TCG_COND_EQ : TCG_COND_NE, cpu_tmp0,
990 0, l1);
991 break;
992 case 1:
993 tcg_gen_andi_tl(cpu_tmp0, cpu_cc_dst, 0x8000);
994 tcg_gen_brcondi_tl(inv ? TCG_COND_EQ : TCG_COND_NE, cpu_tmp0,
995 0, l1);
996 break;
997 #ifdef TARGET_X86_64
998 case 2:
999 tcg_gen_andi_tl(cpu_tmp0, cpu_cc_dst, 0x80000000);
1000 tcg_gen_brcondi_tl(inv ? TCG_COND_EQ : TCG_COND_NE, cpu_tmp0,
1001 0, l1);
1002 break;
1003 #endif
1004 default:
1005 tcg_gen_brcondi_tl(inv ? TCG_COND_GE : TCG_COND_LT, cpu_cc_dst,
1006 0, l1);
1007 break;
1008 }
1009 break;
1010
1011 case JCC_B:
1012 cond = inv ? TCG_COND_GEU : TCG_COND_LTU;
1013 goto fast_jcc_b;
1014 case JCC_BE:
1015 cond = inv ? TCG_COND_GTU : TCG_COND_LEU;
1016 fast_jcc_b:
1017 tcg_gen_add_tl(cpu_tmp4, cpu_cc_dst, cpu_cc_src);
1018 switch(size) {
1019 case 0:
1020 t0 = cpu_tmp0;
1021 tcg_gen_andi_tl(cpu_tmp4, cpu_tmp4, 0xff);
1022 tcg_gen_andi_tl(t0, cpu_cc_src, 0xff);
1023 break;
1024 case 1:
1025 t0 = cpu_tmp0;
1026 tcg_gen_andi_tl(cpu_tmp4, cpu_tmp4, 0xffff);
1027 tcg_gen_andi_tl(t0, cpu_cc_src, 0xffff);
1028 break;
1029 #ifdef TARGET_X86_64
1030 case 2:
1031 t0 = cpu_tmp0;
1032 tcg_gen_andi_tl(cpu_tmp4, cpu_tmp4, 0xffffffff);
1033 tcg_gen_andi_tl(t0, cpu_cc_src, 0xffffffff);
1034 break;
1035 #endif
1036 default:
1037 t0 = cpu_cc_src;
1038 break;
1039 }
1040 tcg_gen_brcond_tl(cond, cpu_tmp4, t0, l1);
1041 break;
1042
1043 case JCC_L:
1044 cond = inv ? TCG_COND_GE : TCG_COND_LT;
1045 goto fast_jcc_l;
1046 case JCC_LE:
1047 cond = inv ? TCG_COND_GT : TCG_COND_LE;
1048 fast_jcc_l:
1049 tcg_gen_add_tl(cpu_tmp4, cpu_cc_dst, cpu_cc_src);
1050 switch(size) {
1051 case 0:
1052 t0 = cpu_tmp0;
1053 tcg_gen_ext8s_tl(cpu_tmp4, cpu_tmp4);
1054 tcg_gen_ext8s_tl(t0, cpu_cc_src);
1055 break;
1056 case 1:
1057 t0 = cpu_tmp0;
1058 tcg_gen_ext16s_tl(cpu_tmp4, cpu_tmp4);
1059 tcg_gen_ext16s_tl(t0, cpu_cc_src);
1060 break;
1061 #ifdef TARGET_X86_64
1062 case 2:
1063 t0 = cpu_tmp0;
1064 tcg_gen_ext32s_tl(cpu_tmp4, cpu_tmp4);
1065 tcg_gen_ext32s_tl(t0, cpu_cc_src);
1066 break;
1067 #endif
1068 default:
1069 t0 = cpu_cc_src;
1070 break;
1071 }
1072 tcg_gen_brcond_tl(cond, cpu_tmp4, t0, l1);
1073 break;
1074
1075 default:
1076 goto slow_jcc;
1077 }
1078 break;
1079
1080 /* some jumps are easy to compute */
1081 case CC_OP_ADDB:
1082 case CC_OP_ADDW:
1083 case CC_OP_ADDL:
1084 case CC_OP_ADDQ:
1085
1086 case CC_OP_ADCB:
1087 case CC_OP_ADCW:
1088 case CC_OP_ADCL:
1089 case CC_OP_ADCQ:
1090
1091 case CC_OP_SBBB:
1092 case CC_OP_SBBW:
1093 case CC_OP_SBBL:
1094 case CC_OP_SBBQ:
1095
1096 case CC_OP_LOGICB:
1097 case CC_OP_LOGICW:
1098 case CC_OP_LOGICL:
1099 case CC_OP_LOGICQ:
1100
1101 case CC_OP_INCB:
1102 case CC_OP_INCW:
1103 case CC_OP_INCL:
1104 case CC_OP_INCQ:
1105
1106 case CC_OP_DECB:
1107 case CC_OP_DECW:
1108 case CC_OP_DECL:
1109 case CC_OP_DECQ:
1110
1111 case CC_OP_SHLB:
1112 case CC_OP_SHLW:
1113 case CC_OP_SHLL:
1114 case CC_OP_SHLQ:
1115
1116 case CC_OP_SARB:
1117 case CC_OP_SARW:
1118 case CC_OP_SARL:
1119 case CC_OP_SARQ:
1120 switch(jcc_op) {
1121 case JCC_Z:
1122 size = (cc_op - CC_OP_ADDB) & 3;
1123 goto fast_jcc_z;
1124 case JCC_S:
1125 size = (cc_op - CC_OP_ADDB) & 3;
1126 goto fast_jcc_s;
1127 default:
1128 goto slow_jcc;
1129 }
1130 break;
1131 default:
1132 slow_jcc:
1133 gen_setcc_slow_T0(s, jcc_op);
1134 tcg_gen_brcondi_tl(inv ? TCG_COND_EQ : TCG_COND_NE,
1135 cpu_T[0], 0, l1);
1136 break;
1137 }
1138 }
1139
1140 /* XXX: does not work with gdbstub "ice" single step - not a
1141 serious problem */
1142 static int gen_jz_ecx_string(DisasContext *s, target_ulong next_eip)
1143 {
1144 int l1, l2;
1145
1146 l1 = gen_new_label();
1147 l2 = gen_new_label();
1148 gen_op_jnz_ecx(s->aflag, l1);
1149 gen_set_label(l2);
1150 gen_jmp_tb(s, next_eip, 1);
1151 gen_set_label(l1);
1152 return l2;
1153 }
1154
1155 static inline void gen_stos(DisasContext *s, int ot)
1156 {
1157 gen_op_mov_TN_reg(OT_LONG, 0, R_EAX);
1158 gen_string_movl_A0_EDI(s);
1159 gen_op_st_T0_A0(ot + s->mem_index);
1160 gen_op_movl_T0_Dshift(ot);
1161 gen_op_add_reg_T0(s->aflag, R_EDI);
1162 }
1163
1164 static inline void gen_lods(DisasContext *s, int ot)
1165 {
1166 gen_string_movl_A0_ESI(s);
1167 gen_op_ld_T0_A0(ot + s->mem_index);
1168 gen_op_mov_reg_T0(ot, R_EAX);
1169 gen_op_movl_T0_Dshift(ot);
1170 gen_op_add_reg_T0(s->aflag, R_ESI);
1171 }
1172
1173 static inline void gen_scas(DisasContext *s, int ot)
1174 {
1175 gen_op_mov_TN_reg(OT_LONG, 0, R_EAX);
1176 gen_string_movl_A0_EDI(s);
1177 gen_op_ld_T1_A0(ot + s->mem_index);
1178 gen_op_cmpl_T0_T1_cc();
1179 gen_op_movl_T0_Dshift(ot);
1180 gen_op_add_reg_T0(s->aflag, R_EDI);
1181 }
1182
1183 static inline void gen_cmps(DisasContext *s, int ot)
1184 {
1185 gen_string_movl_A0_ESI(s);
1186 gen_op_ld_T0_A0(ot + s->mem_index);
1187 gen_string_movl_A0_EDI(s);
1188 gen_op_ld_T1_A0(ot + s->mem_index);
1189 gen_op_cmpl_T0_T1_cc();
1190 gen_op_movl_T0_Dshift(ot);
1191 gen_op_add_reg_T0(s->aflag, R_ESI);
1192 gen_op_add_reg_T0(s->aflag, R_EDI);
1193 }
1194
1195 static inline void gen_ins(DisasContext *s, int ot)
1196 {
1197 if (use_icount)
1198 gen_io_start();
1199 gen_string_movl_A0_EDI(s);
1200 /* Note: we must do this dummy write first to be restartable in
1201 case of page fault. */
1202 gen_op_movl_T0_0();
1203 gen_op_st_T0_A0(ot + s->mem_index);
1204 gen_op_mov_TN_reg(OT_WORD, 1, R_EDX);
1205 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[1]);
1206 tcg_gen_andi_i32(cpu_tmp2_i32, cpu_tmp2_i32, 0xffff);
1207 gen_helper_in_func(ot, cpu_T[0], cpu_tmp2_i32);
1208 gen_op_st_T0_A0(ot + s->mem_index);
1209 gen_op_movl_T0_Dshift(ot);
1210 gen_op_add_reg_T0(s->aflag, R_EDI);
1211 if (use_icount)
1212 gen_io_end();
1213 }
1214
1215 static inline void gen_outs(DisasContext *s, int ot)
1216 {
1217 if (use_icount)
1218 gen_io_start();
1219 gen_string_movl_A0_ESI(s);
1220 gen_op_ld_T0_A0(ot + s->mem_index);
1221
1222 gen_op_mov_TN_reg(OT_WORD, 1, R_EDX);
1223 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[1]);
1224 tcg_gen_andi_i32(cpu_tmp2_i32, cpu_tmp2_i32, 0xffff);
1225 tcg_gen_trunc_tl_i32(cpu_tmp3_i32, cpu_T[0]);
1226 gen_helper_out_func(ot, cpu_tmp2_i32, cpu_tmp3_i32);
1227
1228 gen_op_movl_T0_Dshift(ot);
1229 gen_op_add_reg_T0(s->aflag, R_ESI);
1230 if (use_icount)
1231 gen_io_end();
1232 }
1233
1234 /* same method as Valgrind : we generate jumps to current or next
1235 instruction */
1236 #define GEN_REPZ(op) \
1237 static inline void gen_repz_ ## op(DisasContext *s, int ot, \
1238 target_ulong cur_eip, target_ulong next_eip) \
1239 { \
1240 int l2;\
1241 gen_update_cc_op(s); \
1242 l2 = gen_jz_ecx_string(s, next_eip); \
1243 gen_ ## op(s, ot); \
1244 gen_op_add_reg_im(s->aflag, R_ECX, -1); \
1245 /* a loop would cause two single step exceptions if ECX = 1 \
1246 before rep string_insn */ \
1247 if (!s->jmp_opt) \
1248 gen_op_jz_ecx(s->aflag, l2); \
1249 gen_jmp(s, cur_eip); \
1250 }
1251
1252 #define GEN_REPZ2(op) \
1253 static inline void gen_repz_ ## op(DisasContext *s, int ot, \
1254 target_ulong cur_eip, \
1255 target_ulong next_eip, \
1256 int nz) \
1257 { \
1258 int l2;\
1259 gen_update_cc_op(s); \
1260 l2 = gen_jz_ecx_string(s, next_eip); \
1261 gen_ ## op(s, ot); \
1262 gen_op_add_reg_im(s->aflag, R_ECX, -1); \
1263 gen_op_set_cc_op(CC_OP_SUBB + ot); \
1264 gen_jcc1(s, CC_OP_SUBB + ot, (JCC_Z << 1) | (nz ^ 1), l2); \
1265 if (!s->jmp_opt) \
1266 gen_op_jz_ecx(s->aflag, l2); \
1267 gen_jmp(s, cur_eip); \
1268 }
1269
1270 GEN_REPZ(movs)
1271 GEN_REPZ(stos)
1272 GEN_REPZ(lods)
1273 GEN_REPZ(ins)
1274 GEN_REPZ(outs)
1275 GEN_REPZ2(scas)
1276 GEN_REPZ2(cmps)
1277
1278 static void gen_helper_fp_arith_ST0_FT0(int op)
1279 {
1280 switch (op) {
1281 case 0: gen_helper_fadd_ST0_FT0(); break;
1282 case 1: gen_helper_fmul_ST0_FT0(); break;
1283 case 2: gen_helper_fcom_ST0_FT0(); break;
1284 case 3: gen_helper_fcom_ST0_FT0(); break;
1285 case 4: gen_helper_fsub_ST0_FT0(); break;
1286 case 5: gen_helper_fsubr_ST0_FT0(); break;
1287 case 6: gen_helper_fdiv_ST0_FT0(); break;
1288 case 7: gen_helper_fdivr_ST0_FT0(); break;
1289 }
1290 }
1291
1292 /* NOTE the exception in "r" op ordering */
1293 static void gen_helper_fp_arith_STN_ST0(int op, int opreg)
1294 {
1295 TCGv_i32 tmp = tcg_const_i32(opreg);
1296 switch (op) {
1297 case 0: gen_helper_fadd_STN_ST0(tmp); break;
1298 case 1: gen_helper_fmul_STN_ST0(tmp); break;
1299 case 4: gen_helper_fsubr_STN_ST0(tmp); break;
1300 case 5: gen_helper_fsub_STN_ST0(tmp); break;
1301 case 6: gen_helper_fdivr_STN_ST0(tmp); break;
1302 case 7: gen_helper_fdiv_STN_ST0(tmp); break;
1303 }
1304 }
1305
1306 /* if d == OR_TMP0, it means memory operand (address in A0) */
1307 static void gen_op(DisasContext *s1, int op, int ot, int d)
1308 {
1309 if (d != OR_TMP0) {
1310 gen_op_mov_TN_reg(ot, 0, d);
1311 } else {
1312 gen_op_ld_T0_A0(ot + s1->mem_index);
1313 }
1314 switch(op) {
1315 case OP_ADCL:
1316 if (s1->cc_op != CC_OP_DYNAMIC)
1317 gen_op_set_cc_op(s1->cc_op);
1318 gen_compute_eflags_c(cpu_tmp4);
1319 tcg_gen_add_tl(cpu_T[0], cpu_T[0], cpu_T[1]);
1320 tcg_gen_add_tl(cpu_T[0], cpu_T[0], cpu_tmp4);
1321 if (d != OR_TMP0)
1322 gen_op_mov_reg_T0(ot, d);
1323 else
1324 gen_op_st_T0_A0(ot + s1->mem_index);
1325 tcg_gen_mov_tl(cpu_cc_src, cpu_T[1]);
1326 tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
1327 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_tmp4);
1328 tcg_gen_shli_i32(cpu_tmp2_i32, cpu_tmp2_i32, 2);
1329 tcg_gen_addi_i32(cpu_cc_op, cpu_tmp2_i32, CC_OP_ADDB + ot);
1330 s1->cc_op = CC_OP_DYNAMIC;
1331 break;
1332 case OP_SBBL:
1333 if (s1->cc_op != CC_OP_DYNAMIC)
1334 gen_op_set_cc_op(s1->cc_op);
1335 gen_compute_eflags_c(cpu_tmp4);
1336 tcg_gen_sub_tl(cpu_T[0], cpu_T[0], cpu_T[1]);
1337 tcg_gen_sub_tl(cpu_T[0], cpu_T[0], cpu_tmp4);
1338 if (d != OR_TMP0)
1339 gen_op_mov_reg_T0(ot, d);
1340 else
1341 gen_op_st_T0_A0(ot + s1->mem_index);
1342 tcg_gen_mov_tl(cpu_cc_src, cpu_T[1]);
1343 tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
1344 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_tmp4);
1345 tcg_gen_shli_i32(cpu_tmp2_i32, cpu_tmp2_i32, 2);
1346 tcg_gen_addi_i32(cpu_cc_op, cpu_tmp2_i32, CC_OP_SUBB + ot);
1347 s1->cc_op = CC_OP_DYNAMIC;
1348 break;
1349 case OP_ADDL:
1350 gen_op_addl_T0_T1();
1351 if (d != OR_TMP0)
1352 gen_op_mov_reg_T0(ot, d);
1353 else
1354 gen_op_st_T0_A0(ot + s1->mem_index);
1355 gen_op_update2_cc();
1356 s1->cc_op = CC_OP_ADDB + ot;
1357 break;
1358 case OP_SUBL:
1359 tcg_gen_sub_tl(cpu_T[0], cpu_T[0], cpu_T[1]);
1360 if (d != OR_TMP0)
1361 gen_op_mov_reg_T0(ot, d);
1362 else
1363 gen_op_st_T0_A0(ot + s1->mem_index);
1364 gen_op_update2_cc();
1365 s1->cc_op = CC_OP_SUBB + ot;
1366 break;
1367 default:
1368 case OP_ANDL:
1369 tcg_gen_and_tl(cpu_T[0], cpu_T[0], cpu_T[1]);
1370 if (d != OR_TMP0)
1371 gen_op_mov_reg_T0(ot, d);
1372 else
1373 gen_op_st_T0_A0(ot + s1->mem_index);
1374 gen_op_update1_cc();
1375 s1->cc_op = CC_OP_LOGICB + ot;
1376 break;
1377 case OP_ORL:
1378 tcg_gen_or_tl(cpu_T[0], cpu_T[0], cpu_T[1]);
1379 if (d != OR_TMP0)
1380 gen_op_mov_reg_T0(ot, d);
1381 else
1382 gen_op_st_T0_A0(ot + s1->mem_index);
1383 gen_op_update1_cc();
1384 s1->cc_op = CC_OP_LOGICB + ot;
1385 break;
1386 case OP_XORL:
1387 tcg_gen_xor_tl(cpu_T[0], cpu_T[0], cpu_T[1]);
1388 if (d != OR_TMP0)
1389 gen_op_mov_reg_T0(ot, d);
1390 else
1391 gen_op_st_T0_A0(ot + s1->mem_index);
1392 gen_op_update1_cc();
1393 s1->cc_op = CC_OP_LOGICB + ot;
1394 break;
1395 case OP_CMPL:
1396 gen_op_cmpl_T0_T1_cc();
1397 s1->cc_op = CC_OP_SUBB + ot;
1398 break;
1399 }
1400 }
1401
1402 /* if d == OR_TMP0, it means memory operand (address in A0) */
1403 static void gen_inc(DisasContext *s1, int ot, int d, int c)
1404 {
1405 if (d != OR_TMP0)
1406 gen_op_mov_TN_reg(ot, 0, d);
1407 else
1408 gen_op_ld_T0_A0(ot + s1->mem_index);
1409 if (s1->cc_op != CC_OP_DYNAMIC)
1410 gen_op_set_cc_op(s1->cc_op);
1411 if (c > 0) {
1412 tcg_gen_addi_tl(cpu_T[0], cpu_T[0], 1);
1413 s1->cc_op = CC_OP_INCB + ot;
1414 } else {
1415 tcg_gen_addi_tl(cpu_T[0], cpu_T[0], -1);
1416 s1->cc_op = CC_OP_DECB + ot;
1417 }
1418 if (d != OR_TMP0)
1419 gen_op_mov_reg_T0(ot, d);
1420 else
1421 gen_op_st_T0_A0(ot + s1->mem_index);
1422 gen_compute_eflags_c(cpu_cc_src);
1423 tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
1424 }
1425
1426 static void gen_shift_rm_T1(DisasContext *s, int ot, int op1,
1427 int is_right, int is_arith)
1428 {
1429 target_ulong mask;
1430 int shift_label;
1431 TCGv t0, t1;
1432
1433 if (ot == OT_QUAD)
1434 mask = 0x3f;
1435 else
1436 mask = 0x1f;
1437
1438 /* load */
1439 if (op1 == OR_TMP0)
1440 gen_op_ld_T0_A0(ot + s->mem_index);
1441 else
1442 gen_op_mov_TN_reg(ot, 0, op1);
1443
1444 tcg_gen_andi_tl(cpu_T[1], cpu_T[1], mask);
1445
1446 tcg_gen_addi_tl(cpu_tmp5, cpu_T[1], -1);
1447
1448 if (is_right) {
1449 if (is_arith) {
1450 gen_exts(ot, cpu_T[0]);
1451 tcg_gen_sar_tl(cpu_T3, cpu_T[0], cpu_tmp5);
1452 tcg_gen_sar_tl(cpu_T[0], cpu_T[0], cpu_T[1]);
1453 } else {
1454 gen_extu(ot, cpu_T[0]);
1455 tcg_gen_shr_tl(cpu_T3, cpu_T[0], cpu_tmp5);
1456 tcg_gen_shr_tl(cpu_T[0], cpu_T[0], cpu_T[1]);
1457 }
1458 } else {
1459 tcg_gen_shl_tl(cpu_T3, cpu_T[0], cpu_tmp5);
1460 tcg_gen_shl_tl(cpu_T[0], cpu_T[0], cpu_T[1]);
1461 }
1462
1463 /* store */
1464 if (op1 == OR_TMP0)
1465 gen_op_st_T0_A0(ot + s->mem_index);
1466 else
1467 gen_op_mov_reg_T0(ot, op1);
1468
1469 /* update eflags if non zero shift */
1470 if (s->cc_op != CC_OP_DYNAMIC)
1471 gen_op_set_cc_op(s->cc_op);
1472
1473 /* XXX: inefficient */
1474 t0 = tcg_temp_local_new();
1475 t1 = tcg_temp_local_new();
1476
1477 tcg_gen_mov_tl(t0, cpu_T[0]);
1478 tcg_gen_mov_tl(t1, cpu_T3);
1479
1480 shift_label = gen_new_label();
1481 tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_T[1], 0, shift_label);
1482
1483 tcg_gen_mov_tl(cpu_cc_src, t1);
1484 tcg_gen_mov_tl(cpu_cc_dst, t0);
1485 if (is_right)
1486 tcg_gen_movi_i32(cpu_cc_op, CC_OP_SARB + ot);
1487 else
1488 tcg_gen_movi_i32(cpu_cc_op, CC_OP_SHLB + ot);
1489
1490 gen_set_label(shift_label);
1491 s->cc_op = CC_OP_DYNAMIC; /* cannot predict flags after */
1492
1493 tcg_temp_free(t0);
1494 tcg_temp_free(t1);
1495 }
1496
1497 static void gen_shift_rm_im(DisasContext *s, int ot, int op1, int op2,
1498 int is_right, int is_arith)
1499 {
1500 int mask;
1501
1502 if (ot == OT_QUAD)
1503 mask = 0x3f;
1504 else
1505 mask = 0x1f;
1506
1507 /* load */
1508 if (op1 == OR_TMP0)
1509 gen_op_ld_T0_A0(ot + s->mem_index);
1510 else
1511 gen_op_mov_TN_reg(ot, 0, op1);
1512
1513 op2 &= mask;
1514 if (op2 != 0) {
1515 if (is_right) {
1516 if (is_arith) {
1517 gen_exts(ot, cpu_T[0]);
1518 tcg_gen_sari_tl(cpu_tmp4, cpu_T[0], op2 - 1);
1519 tcg_gen_sari_tl(cpu_T[0], cpu_T[0], op2);
1520 } else {
1521 gen_extu(ot, cpu_T[0]);
1522 tcg_gen_shri_tl(cpu_tmp4, cpu_T[0], op2 - 1);
1523 tcg_gen_shri_tl(cpu_T[0], cpu_T[0], op2);
1524 }
1525 } else {
1526 tcg_gen_shli_tl(cpu_tmp4, cpu_T[0], op2 - 1);
1527 tcg_gen_shli_tl(cpu_T[0], cpu_T[0], op2);
1528 }
1529 }
1530
1531 /* store */
1532 if (op1 == OR_TMP0)
1533 gen_op_st_T0_A0(ot + s->mem_index);
1534 else
1535 gen_op_mov_reg_T0(ot, op1);
1536
1537 /* update eflags if non zero shift */
1538 if (op2 != 0) {
1539 tcg_gen_mov_tl(cpu_cc_src, cpu_tmp4);
1540 tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
1541 if (is_right)
1542 s->cc_op = CC_OP_SARB + ot;
1543 else
1544 s->cc_op = CC_OP_SHLB + ot;
1545 }
1546 }
1547
1548 static inline void tcg_gen_lshift(TCGv ret, TCGv arg1, target_long arg2)
1549 {
1550 if (arg2 >= 0)
1551 tcg_gen_shli_tl(ret, arg1, arg2);
1552 else
1553 tcg_gen_shri_tl(ret, arg1, -arg2);
1554 }
1555
1556 static void gen_rot_rm_T1(DisasContext *s, int ot, int op1,
1557 int is_right)
1558 {
1559 target_ulong mask;
1560 int label1, label2, data_bits;
1561 TCGv t0, t1, t2, a0;
1562
1563 /* XXX: inefficient, but we must use local temps */
1564 t0 = tcg_temp_local_new();
1565 t1 = tcg_temp_local_new();
1566 t2 = tcg_temp_local_new();
1567 a0 = tcg_temp_local_new();
1568
1569 if (ot == OT_QUAD)
1570 mask = 0x3f;
1571 else
1572 mask = 0x1f;
1573
1574 /* load */
1575 if (op1 == OR_TMP0) {
1576 tcg_gen_mov_tl(a0, cpu_A0);
1577 gen_op_ld_v(ot + s->mem_index, t0, a0);
1578 } else {
1579 gen_op_mov_v_reg(ot, t0, op1);
1580 }
1581
1582 tcg_gen_mov_tl(t1, cpu_T[1]);
1583
1584 tcg_gen_andi_tl(t1, t1, mask);
1585
1586 /* Must test zero case to avoid using undefined behaviour in TCG
1587 shifts. */
1588 label1 = gen_new_label();
1589 tcg_gen_brcondi_tl(TCG_COND_EQ, t1, 0, label1);
1590
1591 if (ot <= OT_WORD)
1592 tcg_gen_andi_tl(cpu_tmp0, t1, (1 << (3 + ot)) - 1);
1593 else
1594 tcg_gen_mov_tl(cpu_tmp0, t1);
1595
1596 gen_extu(ot, t0);
1597 tcg_gen_mov_tl(t2, t0);
1598
1599 data_bits = 8 << ot;
1600 /* XXX: rely on behaviour of shifts when operand 2 overflows (XXX:
1601 fix TCG definition) */
1602 if (is_right) {
1603 tcg_gen_shr_tl(cpu_tmp4, t0, cpu_tmp0);
1604 tcg_gen_subfi_tl(cpu_tmp0, data_bits, cpu_tmp0);
1605 tcg_gen_shl_tl(t0, t0, cpu_tmp0);
1606 } else {
1607 tcg_gen_shl_tl(cpu_tmp4, t0, cpu_tmp0);
1608 tcg_gen_subfi_tl(cpu_tmp0, data_bits, cpu_tmp0);
1609 tcg_gen_shr_tl(t0, t0, cpu_tmp0);
1610 }
1611 tcg_gen_or_tl(t0, t0, cpu_tmp4);
1612
1613 gen_set_label(label1);
1614 /* store */
1615 if (op1 == OR_TMP0) {
1616 gen_op_st_v(ot + s->mem_index, t0, a0);
1617 } else {
1618 gen_op_mov_reg_v(ot, op1, t0);
1619 }
1620
1621 /* update eflags */
1622 if (s->cc_op != CC_OP_DYNAMIC)
1623 gen_op_set_cc_op(s->cc_op);
1624
1625 label2 = gen_new_label();
1626 tcg_gen_brcondi_tl(TCG_COND_EQ, t1, 0, label2);
1627
1628 gen_compute_eflags(cpu_cc_src);
1629 tcg_gen_andi_tl(cpu_cc_src, cpu_cc_src, ~(CC_O | CC_C));
1630 tcg_gen_xor_tl(cpu_tmp0, t2, t0);
1631 tcg_gen_lshift(cpu_tmp0, cpu_tmp0, 11 - (data_bits - 1));
1632 tcg_gen_andi_tl(cpu_tmp0, cpu_tmp0, CC_O);
1633 tcg_gen_or_tl(cpu_cc_src, cpu_cc_src, cpu_tmp0);
1634 if (is_right) {
1635 tcg_gen_shri_tl(t0, t0, data_bits - 1);
1636 }
1637 tcg_gen_andi_tl(t0, t0, CC_C);
1638 tcg_gen_or_tl(cpu_cc_src, cpu_cc_src, t0);
1639
1640 tcg_gen_discard_tl(cpu_cc_dst);
1641 tcg_gen_movi_i32(cpu_cc_op, CC_OP_EFLAGS);
1642
1643 gen_set_label(label2);
1644 s->cc_op = CC_OP_DYNAMIC; /* cannot predict flags after */
1645
1646 tcg_temp_free(t0);
1647 tcg_temp_free(t1);
1648 tcg_temp_free(t2);
1649 tcg_temp_free(a0);
1650 }
1651
1652 static void gen_rot_rm_im(DisasContext *s, int ot, int op1, int op2,
1653 int is_right)
1654 {
1655 int mask;
1656 int data_bits;
1657 TCGv t0, t1, a0;
1658
1659 /* XXX: inefficient, but we must use local temps */
1660 t0 = tcg_temp_local_new();
1661 t1 = tcg_temp_local_new();
1662 a0 = tcg_temp_local_new();
1663
1664 if (ot == OT_QUAD)
1665 mask = 0x3f;
1666 else
1667 mask = 0x1f;
1668
1669 /* load */
1670 if (op1 == OR_TMP0) {
1671 tcg_gen_mov_tl(a0, cpu_A0);
1672 gen_op_ld_v(ot + s->mem_index, t0, a0);
1673 } else {
1674 gen_op_mov_v_reg(ot, t0, op1);
1675 }
1676
1677 gen_extu(ot, t0);
1678 tcg_gen_mov_tl(t1, t0);
1679
1680 op2 &= mask;
1681 data_bits = 8 << ot;
1682 if (op2 != 0) {
1683 int shift = op2 & ((1 << (3 + ot)) - 1);
1684 if (is_right) {
1685 tcg_gen_shri_tl(cpu_tmp4, t0, shift);
1686 tcg_gen_shli_tl(t0, t0, data_bits - shift);
1687 }
1688 else {
1689 tcg_gen_shli_tl(cpu_tmp4, t0, shift);
1690 tcg_gen_shri_tl(t0, t0, data_bits - shift);
1691 }
1692 tcg_gen_or_tl(t0, t0, cpu_tmp4);
1693 }
1694
1695 /* store */
1696 if (op1 == OR_TMP0) {
1697 gen_op_st_v(ot + s->mem_index, t0, a0);
1698 } else {
1699 gen_op_mov_reg_v(ot, op1, t0);
1700 }
1701
1702 if (op2 != 0) {
1703 /* update eflags */
1704 if (s->cc_op != CC_OP_DYNAMIC)
1705 gen_op_set_cc_op(s->cc_op);
1706
1707 gen_compute_eflags(cpu_cc_src);
1708 tcg_gen_andi_tl(cpu_cc_src, cpu_cc_src, ~(CC_O | CC_C));
1709 tcg_gen_xor_tl(cpu_tmp0, t1, t0);
1710 tcg_gen_lshift(cpu_tmp0, cpu_tmp0, 11 - (data_bits - 1));
1711 tcg_gen_andi_tl(cpu_tmp0, cpu_tmp0, CC_O);
1712 tcg_gen_or_tl(cpu_cc_src, cpu_cc_src, cpu_tmp0);
1713 if (is_right) {
1714 tcg_gen_shri_tl(t0, t0, data_bits - 1);
1715 }
1716 tcg_gen_andi_tl(t0, t0, CC_C);
1717 tcg_gen_or_tl(cpu_cc_src, cpu_cc_src, t0);
1718
1719 tcg_gen_discard_tl(cpu_cc_dst);
1720 tcg_gen_movi_i32(cpu_cc_op, CC_OP_EFLAGS);
1721 s->cc_op = CC_OP_EFLAGS;
1722 }
1723
1724 tcg_temp_free(t0);
1725 tcg_temp_free(t1);
1726 tcg_temp_free(a0);
1727 }
1728
1729 /* XXX: add faster immediate = 1 case */
1730 static void gen_rotc_rm_T1(DisasContext *s, int ot, int op1,
1731 int is_right)
1732 {
1733 int label1;
1734
1735 if (s->cc_op != CC_OP_DYNAMIC)
1736 gen_op_set_cc_op(s->cc_op);
1737
1738 /* load */
1739 if (op1 == OR_TMP0)
1740 gen_op_ld_T0_A0(ot + s->mem_index);
1741 else
1742 gen_op_mov_TN_reg(ot, 0, op1);
1743
1744 if (is_right) {
1745 switch (ot) {
1746 case 0: gen_helper_rcrb(cpu_T[0], cpu_T[0], cpu_T[1]); break;
1747 case 1: gen_helper_rcrw(cpu_T[0], cpu_T[0], cpu_T[1]); break;
1748 case 2: gen_helper_rcrl(cpu_T[0], cpu_T[0], cpu_T[1]); break;
1749 #ifdef TARGET_X86_64
1750 case 3: gen_helper_rcrq(cpu_T[0], cpu_T[0], cpu_T[1]); break;
1751 #endif
1752 }
1753 } else {
1754 switch (ot) {
1755 case 0: gen_helper_rclb(cpu_T[0], cpu_T[0], cpu_T[1]); break;
1756 case 1: gen_helper_rclw(cpu_T[0], cpu_T[0], cpu_T[1]); break;
1757 case 2: gen_helper_rcll(cpu_T[0], cpu_T[0], cpu_T[1]); break;
1758 #ifdef TARGET_X86_64
1759 case 3: gen_helper_rclq(cpu_T[0], cpu_T[0], cpu_T[1]); break;
1760 #endif
1761 }
1762 }
1763 /* store */
1764 if (op1 == OR_TMP0)
1765 gen_op_st_T0_A0(ot + s->mem_index);
1766 else
1767 gen_op_mov_reg_T0(ot, op1);
1768
1769 /* update eflags */
1770 label1 = gen_new_label();
1771 tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_cc_tmp, -1, label1);
1772
1773 tcg_gen_mov_tl(cpu_cc_src, cpu_cc_tmp);
1774 tcg_gen_discard_tl(cpu_cc_dst);
1775 tcg_gen_movi_i32(cpu_cc_op, CC_OP_EFLAGS);
1776
1777 gen_set_label(label1);
1778 s->cc_op = CC_OP_DYNAMIC; /* cannot predict flags after */
1779 }
1780
1781 /* XXX: add faster immediate case */
1782 static void gen_shiftd_rm_T1_T3(DisasContext *s, int ot, int op1,
1783 int is_right)
1784 {
1785 int label1, label2, data_bits;
1786 target_ulong mask;
1787 TCGv t0, t1, t2, a0;
1788
1789 t0 = tcg_temp_local_new();
1790 t1 = tcg_temp_local_new();
1791 t2 = tcg_temp_local_new();
1792 a0 = tcg_temp_local_new();
1793
1794 if (ot == OT_QUAD)
1795 mask = 0x3f;
1796 else
1797 mask = 0x1f;
1798
1799 /* load */
1800 if (op1 == OR_TMP0) {
1801 tcg_gen_mov_tl(a0, cpu_A0);
1802 gen_op_ld_v(ot + s->mem_index, t0, a0);
1803 } else {
1804 gen_op_mov_v_reg(ot, t0, op1);
1805 }
1806
1807 tcg_gen_andi_tl(cpu_T3, cpu_T3, mask);
1808
1809 tcg_gen_mov_tl(t1, cpu_T[1]);
1810 tcg_gen_mov_tl(t2, cpu_T3);
1811
1812 /* Must test zero case to avoid using undefined behaviour in TCG
1813 shifts. */
1814 label1 = gen_new_label();
1815 tcg_gen_brcondi_tl(TCG_COND_EQ, t2, 0, label1);
1816
1817 tcg_gen_addi_tl(cpu_tmp5, t2, -1);
1818 if (ot == OT_WORD) {
1819 /* Note: we implement the Intel behaviour for shift count > 16 */
1820 if (is_right) {
1821 tcg_gen_andi_tl(t0, t0, 0xffff);
1822 tcg_gen_shli_tl(cpu_tmp0, t1, 16);
1823 tcg_gen_or_tl(t0, t0, cpu_tmp0);
1824 tcg_gen_ext32u_tl(t0, t0);
1825
1826 tcg_gen_shr_tl(cpu_tmp4, t0, cpu_tmp5);
1827
1828 /* only needed if count > 16, but a test would complicate */
1829 tcg_gen_subfi_tl(cpu_tmp5, 32, t2);
1830 tcg_gen_shl_tl(cpu_tmp0, t0, cpu_tmp5);
1831
1832 tcg_gen_shr_tl(t0, t0, t2);
1833
1834 tcg_gen_or_tl(t0, t0, cpu_tmp0);
1835 } else {
1836 /* XXX: not optimal */
1837 tcg_gen_andi_tl(t0, t0, 0xffff);
1838 tcg_gen_shli_tl(t1, t1, 16);
1839 tcg_gen_or_tl(t1, t1, t0);
1840 tcg_gen_ext32u_tl(t1, t1);
1841
1842 tcg_gen_shl_tl(cpu_tmp4, t0, cpu_tmp5);
1843 tcg_gen_subfi_tl(cpu_tmp0, 32, cpu_tmp5);
1844 tcg_gen_shr_tl(cpu_tmp5, t1, cpu_tmp0);
1845 tcg_gen_or_tl(cpu_tmp4, cpu_tmp4, cpu_tmp5);
1846
1847 tcg_gen_shl_tl(t0, t0, t2);
1848 tcg_gen_subfi_tl(cpu_tmp5, 32, t2);
1849 tcg_gen_shr_tl(t1, t1, cpu_tmp5);
1850 tcg_gen_or_tl(t0, t0, t1);
1851 }
1852 } else {
1853 data_bits = 8 << ot;
1854 if (is_right) {
1855 if (ot == OT_LONG)
1856 tcg_gen_ext32u_tl(t0, t0);
1857
1858 tcg_gen_shr_tl(cpu_tmp4, t0, cpu_tmp5);
1859
1860 tcg_gen_shr_tl(t0, t0, t2);
1861 tcg_gen_subfi_tl(cpu_tmp5, data_bits, t2);
1862 tcg_gen_shl_tl(t1, t1, cpu_tmp5);
1863 tcg_gen_or_tl(t0, t0, t1);
1864
1865 } else {
1866 if (ot == OT_LONG)
1867 tcg_gen_ext32u_tl(t1, t1);
1868
1869 tcg_gen_shl_tl(cpu_tmp4, t0, cpu_tmp5);
1870
1871 tcg_gen_shl_tl(t0, t0, t2);
1872 tcg_gen_subfi_tl(cpu_tmp5, data_bits, t2);
1873 tcg_gen_shr_tl(t1, t1, cpu_tmp5);
1874 tcg_gen_or_tl(t0, t0, t1);
1875 }
1876 }
1877 tcg_gen_mov_tl(t1, cpu_tmp4);
1878
1879 gen_set_label(label1);
1880 /* store */
1881 if (op1 == OR_TMP0) {
1882 gen_op_st_v(ot + s->mem_index, t0, a0);
1883 } else {
1884 gen_op_mov_reg_v(ot, op1, t0);
1885 }
1886
1887 /* update eflags */
1888 if (s->cc_op != CC_OP_DYNAMIC)
1889 gen_op_set_cc_op(s->cc_op);
1890
1891 label2 = gen_new_label();
1892 tcg_gen_brcondi_tl(TCG_COND_EQ, t2, 0, label2);
1893
1894 tcg_gen_mov_tl(cpu_cc_src, t1);
1895 tcg_gen_mov_tl(cpu_cc_dst, t0);
1896 if (is_right) {
1897 tcg_gen_movi_i32(cpu_cc_op, CC_OP_SARB + ot);
1898 } else {
1899 tcg_gen_movi_i32(cpu_cc_op, CC_OP_SHLB + ot);
1900 }
1901 gen_set_label(label2);
1902 s->cc_op = CC_OP_DYNAMIC; /* cannot predict flags after */
1903
1904 tcg_temp_free(t0);
1905 tcg_temp_free(t1);
1906 tcg_temp_free(t2);
1907 tcg_temp_free(a0);
1908 }
1909
1910 static void gen_shift(DisasContext *s1, int op, int ot, int d, int s)
1911 {
1912 if (s != OR_TMP1)
1913 gen_op_mov_TN_reg(ot, 1, s);
1914 switch(op) {
1915 case OP_ROL:
1916 gen_rot_rm_T1(s1, ot, d, 0);
1917 break;
1918 case OP_ROR:
1919 gen_rot_rm_T1(s1, ot, d, 1);
1920 break;
1921 case OP_SHL:
1922 case OP_SHL1:
1923 gen_shift_rm_T1(s1, ot, d, 0, 0);
1924 break;
1925 case OP_SHR:
1926 gen_shift_rm_T1(s1, ot, d, 1, 0);
1927 break;
1928 case OP_SAR:
1929 gen_shift_rm_T1(s1, ot, d, 1, 1);
1930 break;
1931 case OP_RCL:
1932 gen_rotc_rm_T1(s1, ot, d, 0);
1933 break;
1934 case OP_RCR:
1935 gen_rotc_rm_T1(s1, ot, d, 1);
1936 break;
1937 }
1938 }
1939
1940 static void gen_shifti(DisasContext *s1, int op, int ot, int d, int c)
1941 {
1942 switch(op) {
1943 case OP_ROL:
1944 gen_rot_rm_im(s1, ot, d, c, 0);
1945 break;
1946 case OP_ROR:
1947 gen_rot_rm_im(s1, ot, d, c, 1);
1948 break;
1949 case OP_SHL:
1950 case OP_SHL1:
1951 gen_shift_rm_im(s1, ot, d, c, 0, 0);
1952 break;
1953 case OP_SHR:
1954 gen_shift_rm_im(s1, ot, d, c, 1, 0);
1955 break;
1956 case OP_SAR:
1957 gen_shift_rm_im(s1, ot, d, c, 1, 1);
1958 break;
1959 default:
1960 /* currently not optimized */
1961 gen_op_movl_T1_im(c);
1962 gen_shift(s1, op, ot, d, OR_TMP1);
1963 break;
1964 }
1965 }
1966
1967 static void gen_lea_modrm(DisasContext *s, int modrm, int *reg_ptr, int *offset_ptr)
1968 {
1969 target_long disp;
1970 int havesib;
1971 int base;
1972 int index;
1973 int scale;
1974 int opreg;
1975 int mod, rm, code, override, must_add_seg;
1976
1977 override = s->override;
1978 must_add_seg = s->addseg;
1979 if (override >= 0)
1980 must_add_seg = 1;
1981 mod = (modrm >> 6) & 3;
1982 rm = modrm & 7;
1983
1984 if (s->aflag) {
1985
1986 havesib = 0;
1987 base = rm;
1988 index = 0;
1989 scale = 0;
1990
1991 if (base == 4) {
1992 havesib = 1;
1993 code = ldub_code(s->pc++);
1994 scale = (code >> 6) & 3;
1995 index = ((code >> 3) & 7) | REX_X(s);
1996 base = (code & 7);
1997 }
1998 base |= REX_B(s);
1999
2000 switch (mod) {
2001 case 0:
2002 if ((base & 7) == 5) {
2003 base = -1;
2004 disp = (int32_t)ldl_code(s->pc);
2005 s->pc += 4;
2006 if (CODE64(s) && !havesib) {
2007 disp += s->pc + s->rip_offset;
2008 }
2009 } else {
2010 disp = 0;
2011 }
2012 break;
2013 case 1:
2014 disp = (int8_t)ldub_code(s->pc++);
2015 break;
2016 default:
2017 case 2:
2018 disp = ldl_code(s->pc);
2019 s->pc += 4;
2020 break;
2021 }
2022
2023 if (base >= 0) {
2024 /* for correct popl handling with esp */
2025 if (base == 4 && s->popl_esp_hack)
2026 disp += s->popl_esp_hack;
2027 #ifdef TARGET_X86_64
2028 if (s->aflag == 2) {
2029 gen_op_movq_A0_reg(base);
2030 if (disp != 0) {
2031 gen_op_addq_A0_im(disp);
2032 }
2033 } else
2034 #endif
2035 {
2036 gen_op_movl_A0_reg(base);
2037 if (disp != 0)
2038 gen_op_addl_A0_im(disp);
2039 }
2040 } else {
2041 #ifdef TARGET_X86_64
2042 if (s->aflag == 2) {
2043 gen_op_movq_A0_im(disp);
2044 } else
2045 #endif
2046 {
2047 gen_op_movl_A0_im(disp);
2048 }
2049 }
2050 /* XXX: index == 4 is always invalid */
2051 if (havesib && (index != 4 || scale != 0)) {
2052 #ifdef TARGET_X86_64
2053 if (s->aflag == 2) {
2054 gen_op_addq_A0_reg_sN(scale, index);
2055 } else
2056 #endif
2057 {
2058 gen_op_addl_A0_reg_sN(scale, index);
2059 }
2060 }
2061 if (must_add_seg) {
2062 if (override < 0) {
2063 if (base == R_EBP || base == R_ESP)
2064 override = R_SS;
2065 else
2066 override = R_DS;
2067 }
2068 #ifdef TARGET_X86_64
2069 if (s->aflag == 2) {
2070 gen_op_addq_A0_seg(override);
2071 } else
2072 #endif
2073 {
2074 gen_op_addl_A0_seg(override);
2075 }
2076 }
2077 } else {
2078 switch (mod) {
2079 case 0:
2080 if (rm == 6) {
2081 disp = lduw_code(s->pc);
2082 s->pc += 2;
2083 gen_op_movl_A0_im(disp);
2084 rm = 0; /* avoid SS override */
2085 goto no_rm;
2086 } else {
2087 disp = 0;
2088 }
2089 break;
2090 case 1:
2091 disp = (int8_t)ldub_code(s->pc++);
2092 break;
2093 default:
2094 case 2:
2095 disp = lduw_code(s->pc);
2096 s->pc += 2;
2097 break;
2098 }
2099 switch(rm) {
2100 case 0:
2101 gen_op_movl_A0_reg(R_EBX);
2102 gen_op_addl_A0_reg_sN(0, R_ESI);
2103 break;
2104 case 1:
2105 gen_op_movl_A0_reg(R_EBX);
2106 gen_op_addl_A0_reg_sN(0, R_EDI);
2107 break;
2108 case 2:
2109 gen_op_movl_A0_reg(R_EBP);
2110 gen_op_addl_A0_reg_sN(0, R_ESI);
2111 break;
2112 case 3:
2113 gen_op_movl_A0_reg(R_EBP);
2114 gen_op_addl_A0_reg_sN(0, R_EDI);
2115 break;
2116 case 4:
2117 gen_op_movl_A0_reg(R_ESI);
2118 break;
2119 case 5:
2120 gen_op_movl_A0_reg(R_EDI);
2121 break;
2122 case 6:
2123 gen_op_movl_A0_reg(R_EBP);
2124 break;
2125 default:
2126 case 7:
2127 gen_op_movl_A0_reg(R_EBX);
2128 break;
2129 }
2130 if (disp != 0)
2131 gen_op_addl_A0_im(disp);
2132 gen_op_andl_A0_ffff();
2133 no_rm:
2134 if (must_add_seg) {
2135 if (override < 0) {
2136 if (rm == 2 || rm == 3 || rm == 6)
2137 override = R_SS;
2138 else
2139 override = R_DS;
2140 }
2141 gen_op_addl_A0_seg(override);
2142 }
2143 }
2144
2145 opreg = OR_A0;
2146 disp = 0;
2147 *reg_ptr = opreg;
2148 *offset_ptr = disp;
2149 }
2150
2151 static void gen_nop_modrm(DisasContext *s, int modrm)
2152 {
2153 int mod, rm, base, code;
2154
2155 mod = (modrm >> 6) & 3;
2156 if (mod == 3)
2157 return;
2158 rm = modrm & 7;
2159
2160 if (s->aflag) {
2161
2162 base = rm;
2163
2164 if (base == 4) {
2165 code = ldub_code(s->pc++);
2166 base = (code & 7);
2167 }
2168
2169 switch (mod) {
2170 case 0:
2171 if (base == 5) {
2172 s->pc += 4;
2173 }
2174 break;
2175 case 1:
2176 s->pc++;
2177 break;
2178 default:
2179 case 2:
2180 s->pc += 4;
2181 break;
2182 }
2183 } else {
2184 switch (mod) {
2185 case 0:
2186 if (rm == 6) {
2187 s->pc += 2;
2188 }
2189 break;
2190 case 1:
2191 s->pc++;
2192 break;
2193 default:
2194 case 2:
2195 s->pc += 2;
2196 break;
2197 }
2198 }
2199 }
2200
2201 /* used for LEA and MOV AX, mem */
2202 static void gen_add_A0_ds_seg(DisasContext *s)
2203 {
2204 int override, must_add_seg;
2205 must_add_seg = s->addseg;
2206 override = R_DS;
2207 if (s->override >= 0) {
2208 override = s->override;
2209 must_add_seg = 1;
2210 }
2211 if (must_add_seg) {
2212 #ifdef TARGET_X86_64
2213 if (CODE64(s)) {
2214 gen_op_addq_A0_seg(override);
2215 } else
2216 #endif
2217 {
2218 gen_op_addl_A0_seg(override);
2219 }
2220 }
2221 }
2222
2223 /* generate modrm memory load or store of 'reg'. TMP0 is used if reg ==
2224 OR_TMP0 */
2225 static void gen_ldst_modrm(DisasContext *s, int modrm, int ot, int reg, int is_store)
2226 {
2227 int mod, rm, opreg, disp;
2228
2229 mod = (modrm >> 6) & 3;
2230 rm = (modrm & 7) | REX_B(s);
2231 if (mod == 3) {
2232 if (is_store) {
2233 if (reg != OR_TMP0)
2234 gen_op_mov_TN_reg(ot, 0, reg);
2235 gen_op_mov_reg_T0(ot, rm);
2236 } else {
2237 gen_op_mov_TN_reg(ot, 0, rm);
2238 if (reg != OR_TMP0)
2239 gen_op_mov_reg_T0(ot, reg);
2240 }
2241 } else {
2242 gen_lea_modrm(s, modrm, &opreg, &disp);
2243 if (is_store) {
2244 if (reg != OR_TMP0)
2245 gen_op_mov_TN_reg(ot, 0, reg);
2246 gen_op_st_T0_A0(ot + s->mem_index);
2247 } else {
2248 gen_op_ld_T0_A0(ot + s->mem_index);
2249 if (reg != OR_TMP0)
2250 gen_op_mov_reg_T0(ot, reg);
2251 }
2252 }
2253 }
2254
2255 static inline uint32_t insn_get(DisasContext *s, int ot)
2256 {
2257 uint32_t ret;
2258
2259 switch(ot) {
2260 case OT_BYTE:
2261 ret = ldub_code(s->pc);
2262 s->pc++;
2263 break;
2264 case OT_WORD:
2265 ret = lduw_code(s->pc);
2266 s->pc += 2;
2267 break;
2268 default:
2269 case OT_LONG:
2270 ret = ldl_code(s->pc);
2271 s->pc += 4;
2272 break;
2273 }
2274 return ret;
2275 }
2276
2277 static inline int insn_const_size(unsigned int ot)
2278 {
2279 if (ot <= OT_LONG)
2280 return 1 << ot;
2281 else
2282 return 4;
2283 }
2284
2285 static inline void gen_goto_tb(DisasContext *s, int tb_num, target_ulong eip)
2286 {
2287 TranslationBlock *tb;
2288 target_ulong pc;
2289
2290 pc = s->cs_base + eip;
2291 tb = s->tb;
2292 /* NOTE: we handle the case where the TB spans two pages here */
2293 if ((pc & TARGET_PAGE_MASK) == (tb->pc & TARGET_PAGE_MASK) ||
2294 (pc & TARGET_PAGE_MASK) == ((s->pc - 1) & TARGET_PAGE_MASK)) {
2295 /* jump to same page: we can use a direct jump */
2296 tcg_gen_goto_tb(tb_num);
2297 gen_jmp_im(eip);
2298 tcg_gen_exit_tb((long)tb + tb_num);
2299 } else {
2300 /* jump to another page: currently not optimized */
2301 gen_jmp_im(eip);
2302 gen_eob(s);
2303 }
2304 }
2305
2306 static inline void gen_jcc(DisasContext *s, int b,
2307 target_ulong val, target_ulong next_eip)
2308 {
2309 int l1, l2, cc_op;
2310
2311 cc_op = s->cc_op;
2312 if (s->cc_op != CC_OP_DYNAMIC) {
2313 gen_op_set_cc_op(s->cc_op);
2314 s->cc_op = CC_OP_DYNAMIC;
2315 }
2316 if (s->jmp_opt) {
2317 l1 = gen_new_label();
2318 gen_jcc1(s, cc_op, b, l1);
2319
2320 gen_goto_tb(s, 0, next_eip);
2321
2322 gen_set_label(l1);
2323 gen_goto_tb(s, 1, val);
2324 s->is_jmp = 3;
2325 } else {
2326
2327 l1 = gen_new_label();
2328 l2 = gen_new_label();
2329 gen_jcc1(s, cc_op, b, l1);
2330
2331 gen_jmp_im(next_eip);
2332 tcg_gen_br(l2);
2333
2334 gen_set_label(l1);
2335 gen_jmp_im(val);
2336 gen_set_label(l2);
2337 gen_eob(s);
2338 }
2339 }
2340
2341 static void gen_setcc(DisasContext *s, int b)
2342 {
2343 int inv, jcc_op, l1;
2344 TCGv t0;
2345
2346 if (is_fast_jcc_case(s, b)) {
2347 /* nominal case: we use a jump */
2348 /* XXX: make it faster by adding new instructions in TCG */
2349 t0 = tcg_temp_local_new();
2350 tcg_gen_movi_tl(t0, 0);
2351 l1 = gen_new_label();
2352 gen_jcc1(s, s->cc_op, b ^ 1, l1);
2353 tcg_gen_movi_tl(t0, 1);
2354 gen_set_label(l1);
2355 tcg_gen_mov_tl(cpu_T[0], t0);
2356 tcg_temp_free(t0);
2357 } else {
2358 /* slow case: it is more efficient not to generate a jump,
2359 although it is questionnable whether this optimization is
2360 worth to */
2361 inv = b & 1;
2362 jcc_op = (b >> 1) & 7;
2363 gen_setcc_slow_T0(s, jcc_op);
2364 if (inv) {
2365 tcg_gen_xori_tl(cpu_T[0], cpu_T[0], 1);
2366 }
2367 }
2368 }
2369
2370 static inline void gen_op_movl_T0_seg(int seg_reg)
2371 {
2372 tcg_gen_ld32u_tl(cpu_T[0], cpu_env,
2373 offsetof(CPUX86State,segs[seg_reg].selector));
2374 }
2375
2376 static inline void gen_op_movl_seg_T0_vm(int seg_reg)
2377 {
2378 tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 0xffff);
2379 tcg_gen_st32_tl(cpu_T[0], cpu_env,
2380 offsetof(CPUX86State,segs[seg_reg].selector));
2381 tcg_gen_shli_tl(cpu_T[0], cpu_T[0], 4);
2382 tcg_gen_st_tl(cpu_T[0], cpu_env,
2383 offsetof(CPUX86State,segs[seg_reg].base));
2384 }
2385
2386 /* move T0 to seg_reg and compute if the CPU state may change. Never
2387 call this function with seg_reg == R_CS */
2388 static void gen_movl_seg_T0(DisasContext *s, int seg_reg, target_ulong cur_eip)
2389 {
2390 if (s->pe && !s->vm86) {
2391 /* XXX: optimize by finding processor state dynamically */
2392 if (s->cc_op != CC_OP_DYNAMIC)
2393 gen_op_set_cc_op(s->cc_op);
2394 gen_jmp_im(cur_eip);
2395 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
2396 gen_helper_load_seg(tcg_const_i32(seg_reg), cpu_tmp2_i32);
2397 /* abort translation because the addseg value may change or
2398 because ss32 may change. For R_SS, translation must always
2399 stop as a special handling must be done to disable hardware
2400 interrupts for the next instruction */
2401 if (seg_reg == R_SS || (s->code32 && seg_reg < R_FS))
2402 s->is_jmp = 3;
2403 } else {
2404 gen_op_movl_seg_T0_vm(seg_reg);
2405 if (seg_reg == R_SS)
2406 s->is_jmp = 3;
2407 }
2408 }
2409
2410 static inline int svm_is_rep(int prefixes)
2411 {
2412 return ((prefixes & (PREFIX_REPZ | PREFIX_REPNZ)) ? 8 : 0);
2413 }
2414
2415 static inline void
2416 gen_svm_check_intercept_param(DisasContext *s, target_ulong pc_start,
2417 uint32_t type, uint64_t param)
2418 {
2419 /* no SVM activated; fast case */
2420 if (likely(!(s->flags & HF_SVMI_MASK)))
2421 return;
2422 if (s->cc_op != CC_OP_DYNAMIC)
2423 gen_op_set_cc_op(s->cc_op);
2424 gen_jmp_im(pc_start - s->cs_base);
2425 gen_helper_svm_check_intercept_param(tcg_const_i32(type),
2426 tcg_const_i64(param));
2427 }
2428
2429 static inline void
2430 gen_svm_check_intercept(DisasContext *s, target_ulong pc_start, uint64_t type)
2431 {
2432 gen_svm_check_intercept_param(s, pc_start, type, 0);
2433 }
2434
2435 static inline void gen_stack_update(DisasContext *s, int addend)
2436 {
2437 #ifdef TARGET_X86_64
2438 if (CODE64(s)) {
2439 gen_op_add_reg_im(2, R_ESP, addend);
2440 } else
2441 #endif
2442 if (s->ss32) {
2443 gen_op_add_reg_im(1, R_ESP, addend);
2444 } else {
2445 gen_op_add_reg_im(0, R_ESP, addend);
2446 }
2447 }
2448
2449 /* generate a push. It depends on ss32, addseg and dflag */
2450 static void gen_push_T0(DisasContext *s)
2451 {
2452 #ifdef TARGET_X86_64
2453 if (CODE64(s)) {
2454 gen_op_movq_A0_reg(R_ESP);
2455 if (s->dflag) {
2456 gen_op_addq_A0_im(-8);
2457 gen_op_st_T0_A0(OT_QUAD + s->mem_index);
2458 } else {
2459 gen_op_addq_A0_im(-2);
2460 gen_op_st_T0_A0(OT_WORD + s->mem_index);
2461 }
2462 gen_op_mov_reg_A0(2, R_ESP);
2463 } else
2464 #endif
2465 {
2466 gen_op_movl_A0_reg(R_ESP);
2467 if (!s->dflag)
2468 gen_op_addl_A0_im(-2);
2469 else
2470 gen_op_addl_A0_im(-4);
2471 if (s->ss32) {
2472 if (s->addseg) {
2473 tcg_gen_mov_tl(cpu_T[1], cpu_A0);
2474 gen_op_addl_A0_seg(R_SS);
2475 }
2476 } else {
2477 gen_op_andl_A0_ffff();
2478 tcg_gen_mov_tl(cpu_T[1], cpu_A0);
2479 gen_op_addl_A0_seg(R_SS);
2480 }
2481 gen_op_st_T0_A0(s->dflag + 1 + s->mem_index);
2482 if (s->ss32 && !s->addseg)
2483 gen_op_mov_reg_A0(1, R_ESP);
2484 else
2485 gen_op_mov_reg_T1(s->ss32 + 1, R_ESP);
2486 }
2487 }
2488
2489 /* generate a push. It depends on ss32, addseg and dflag */
2490 /* slower version for T1, only used for call Ev */
2491 static void gen_push_T1(DisasContext *s)
2492 {
2493 #ifdef TARGET_X86_64
2494 if (CODE64(s)) {
2495 gen_op_movq_A0_reg(R_ESP);
2496 if (s->dflag) {
2497 gen_op_addq_A0_im(-8);
2498 gen_op_st_T1_A0(OT_QUAD + s->mem_index);
2499 } else {
2500 gen_op_addq_A0_im(-2);
2501 gen_op_st_T0_A0(OT_WORD + s->mem_index);
2502 }
2503 gen_op_mov_reg_A0(2, R_ESP);
2504 } else
2505 #endif
2506 {
2507 gen_op_movl_A0_reg(R_ESP);
2508 if (!s->dflag)
2509 gen_op_addl_A0_im(-2);
2510 else
2511 gen_op_addl_A0_im(-4);
2512 if (s->ss32) {
2513 if (s->addseg) {
2514 gen_op_addl_A0_seg(R_SS);
2515 }
2516 } else {
2517 gen_op_andl_A0_ffff();
2518 gen_op_addl_A0_seg(R_SS);
2519 }
2520 gen_op_st_T1_A0(s->dflag + 1 + s->mem_index);
2521
2522 if (s->ss32 && !s->addseg)
2523 gen_op_mov_reg_A0(1, R_ESP);
2524 else
2525 gen_stack_update(s, (-2) << s->dflag);
2526 }
2527 }
2528
2529 /* two step pop is necessary for precise exceptions */
2530 static void gen_pop_T0(DisasContext *s)
2531 {
2532 #ifdef TARGET_X86_64
2533 if (CODE64(s)) {
2534 gen_op_movq_A0_reg(R_ESP);
2535 gen_op_ld_T0_A0((s->dflag ? OT_QUAD : OT_WORD) + s->mem_index);
2536 } else
2537 #endif
2538 {
2539 gen_op_movl_A0_reg(R_ESP);
2540 if (s->ss32) {
2541 if (s->addseg)
2542 gen_op_addl_A0_seg(R_SS);
2543 } else {
2544 gen_op_andl_A0_ffff();
2545 gen_op_addl_A0_seg(R_SS);
2546 }
2547 gen_op_ld_T0_A0(s->dflag + 1 + s->mem_index);
2548 }
2549 }
2550
2551 static void gen_pop_update(DisasContext *s)
2552 {
2553 #ifdef TARGET_X86_64
2554 if (CODE64(s) && s->dflag) {
2555 gen_stack_update(s, 8);
2556 } else
2557 #endif
2558 {
2559 gen_stack_update(s, 2 << s->dflag);
2560 }
2561 }
2562
2563 static void gen_stack_A0(DisasContext *s)
2564 {
2565 gen_op_movl_A0_reg(R_ESP);
2566 if (!s->ss32)
2567 gen_op_andl_A0_ffff();
2568 tcg_gen_mov_tl(cpu_T[1], cpu_A0);
2569 if (s->addseg)
2570 gen_op_addl_A0_seg(R_SS);
2571 }
2572
2573 /* NOTE: wrap around in 16 bit not fully handled */
2574 static void gen_pusha(DisasContext *s)
2575 {
2576 int i;
2577 gen_op_movl_A0_reg(R_ESP);
2578 gen_op_addl_A0_im(-16 << s->dflag);
2579 if (!s->ss32)
2580 gen_op_andl_A0_ffff();
2581 tcg_gen_mov_tl(cpu_T[1], cpu_A0);
2582 if (s->addseg)
2583 gen_op_addl_A0_seg(R_SS);
2584 for(i = 0;i < 8; i++) {
2585 gen_op_mov_TN_reg(OT_LONG, 0, 7 - i);
2586 gen_op_st_T0_A0(OT_WORD + s->dflag + s->mem_index);
2587 gen_op_addl_A0_im(2 << s->dflag);
2588 }
2589 gen_op_mov_reg_T1(OT_WORD + s->ss32, R_ESP);
2590 }
2591
2592 /* NOTE: wrap around in 16 bit not fully handled */
2593 static void gen_popa(DisasContext *s)
2594 {
2595 int i;
2596 gen_op_movl_A0_reg(R_ESP);
2597 if (!s->ss32)
2598 gen_op_andl_A0_ffff();
2599 tcg_gen_mov_tl(cpu_T[1], cpu_A0);
2600 tcg_gen_addi_tl(cpu_T[1], cpu_T[1], 16 << s->dflag);
2601 if (s->addseg)
2602 gen_op_addl_A0_seg(R_SS);
2603 for(i = 0;i < 8; i++) {
2604 /* ESP is not reloaded */
2605 if (i != 3) {
2606 gen_op_ld_T0_A0(OT_WORD + s->dflag + s->mem_index);
2607 gen_op_mov_reg_T0(OT_WORD + s->dflag, 7 - i);
2608 }
2609 gen_op_addl_A0_im(2 << s->dflag);
2610 }
2611 gen_op_mov_reg_T1(OT_WORD + s->ss32, R_ESP);
2612 }
2613
2614 static void gen_enter(DisasContext *s, int esp_addend, int level)
2615 {
2616 int ot, opsize;
2617
2618 level &= 0x1f;
2619 #ifdef TARGET_X86_64
2620 if (CODE64(s)) {
2621 ot = s->dflag ? OT_QUAD : OT_WORD;
2622 opsize = 1 << ot;
2623
2624 gen_op_movl_A0_reg(R_ESP);
2625 gen_op_addq_A0_im(-opsize);
2626 tcg_gen_mov_tl(cpu_T[1], cpu_A0);
2627
2628 /* push bp */
2629 gen_op_mov_TN_reg(OT_LONG, 0, R_EBP);
2630 gen_op_st_T0_A0(ot + s->mem_index);
2631 if (level) {
2632 /* XXX: must save state */
2633 gen_helper_enter64_level(tcg_const_i32(level),
2634 tcg_const_i32((ot == OT_QUAD)),
2635 cpu_T[1]);
2636 }
2637 gen_op_mov_reg_T1(ot, R_EBP);
2638 tcg_gen_addi_tl(cpu_T[1], cpu_T[1], -esp_addend + (-opsize * level));
2639 gen_op_mov_reg_T1(OT_QUAD, R_ESP);
2640 } else
2641 #endif
2642 {
2643 ot = s->dflag + OT_WORD;
2644 opsize = 2 << s->dflag;
2645
2646 gen_op_movl_A0_reg(R_ESP);
2647 gen_op_addl_A0_im(-opsize);
2648 if (!s->ss32)
2649 gen_op_andl_A0_ffff();
2650 tcg_gen_mov_tl(cpu_T[1], cpu_A0);
2651 if (s->addseg)
2652 gen_op_addl_A0_seg(R_SS);
2653 /* push bp */
2654 gen_op_mov_TN_reg(OT_LONG, 0, R_EBP);
2655 gen_op_st_T0_A0(ot + s->mem_index);
2656 if (level) {
2657 /* XXX: must save state */
2658 gen_helper_enter_level(tcg_const_i32(level),
2659 tcg_const_i32(s->dflag),
2660 cpu_T[1]);
2661 }
2662 gen_op_mov_reg_T1(ot, R_EBP);
2663 tcg_gen_addi_tl(cpu_T[1], cpu_T[1], -esp_addend + (-opsize * level));
2664 gen_op_mov_reg_T1(OT_WORD + s->ss32, R_ESP);
2665 }
2666 }
2667
2668 static void gen_exception(DisasContext *s, int trapno, target_ulong cur_eip)
2669 {
2670 if (s->cc_op != CC_OP_DYNAMIC)
2671 gen_op_set_cc_op(s->cc_op);
2672 gen_jmp_im(cur_eip);
2673 gen_helper_raise_exception(tcg_const_i32(trapno));
2674 s->is_jmp = 3;
2675 }
2676
2677 /* an interrupt is different from an exception because of the
2678 privilege checks */
2679 static void gen_interrupt(DisasContext *s, int intno,
2680 target_ulong cur_eip, target_ulong next_eip)
2681 {
2682 if (s->cc_op != CC_OP_DYNAMIC)
2683 gen_op_set_cc_op(s->cc_op);
2684 gen_jmp_im(cur_eip);
2685 gen_helper_raise_interrupt(tcg_const_i32(intno),
2686 tcg_const_i32(next_eip - cur_eip));
2687 s->is_jmp = 3;
2688 }
2689
2690 static void gen_debug(DisasContext *s, target_ulong cur_eip)
2691 {
2692 if (s->cc_op != CC_OP_DYNAMIC)
2693 gen_op_set_cc_op(s->cc_op);
2694 gen_jmp_im(cur_eip);
2695 gen_helper_debug();
2696 s->is_jmp = 3;
2697 }
2698
2699 /* generate a generic end of block. Trace exception is also generated
2700 if needed */
2701 static void gen_eob(DisasContext *s)
2702 {
2703 if (s->cc_op != CC_OP_DYNAMIC)
2704 gen_op_set_cc_op(s->cc_op);
2705 if (s->tb->flags & HF_INHIBIT_IRQ_MASK) {
2706 gen_helper_reset_inhibit_irq();
2707 }
2708 if (s->tb->flags & HF_RF_MASK) {
2709 gen_helper_reset_rf();
2710 }
2711 if (s->singlestep_enabled) {
2712 gen_helper_debug();
2713 } else if (s->tf) {
2714 gen_helper_single_step();
2715 } else {
2716 tcg_gen_exit_tb(0);
2717 }
2718 s->is_jmp = 3;
2719 }
2720
2721 /* generate a jump to eip. No segment change must happen before as a
2722 direct call to the next block may occur */
2723 static void gen_jmp_tb(DisasContext *s, target_ulong eip, int tb_num)
2724 {
2725 if (s->jmp_opt) {
2726 if (s->cc_op != CC_OP_DYNAMIC) {
2727 gen_op_set_cc_op(s->cc_op);
2728 s->cc_op = CC_OP_DYNAMIC;
2729 }
2730 gen_goto_tb(s, tb_num, eip);
2731 s->is_jmp = 3;
2732 } else {
2733 gen_jmp_im(eip);
2734 gen_eob(s);
2735 }
2736 }
2737
2738 static void gen_jmp(DisasContext *s, target_ulong eip)
2739 {
2740 gen_jmp_tb(s, eip, 0);
2741 }
2742
2743 static inline void gen_ldq_env_A0(int idx, int offset)
2744 {
2745 int mem_index = (idx >> 2) - 1;
2746 tcg_gen_qemu_ld64(cpu_tmp1_i64, cpu_A0, mem_index);
2747 tcg_gen_st_i64(cpu_tmp1_i64, cpu_env, offset);
2748 }
2749
2750 static inline void gen_stq_env_A0(int idx, int offset)
2751 {
2752 int mem_index = (idx >> 2) - 1;
2753 tcg_gen_ld_i64(cpu_tmp1_i64, cpu_env, offset);
2754 tcg_gen_qemu_st64(cpu_tmp1_i64, cpu_A0, mem_index);
2755 }
2756
2757 static inline void gen_ldo_env_A0(int idx, int offset)
2758 {
2759 int mem_index = (idx >> 2) - 1;
2760 tcg_gen_qemu_ld64(cpu_tmp1_i64, cpu_A0, mem_index);
2761 tcg_gen_st_i64(cpu_tmp1_i64, cpu_env, offset + offsetof(XMMReg, XMM_Q(0)));
2762 tcg_gen_addi_tl(cpu_tmp0, cpu_A0, 8);
2763 tcg_gen_qemu_ld64(cpu_tmp1_i64, cpu_tmp0, mem_index);
2764 tcg_gen_st_i64(cpu_tmp1_i64, cpu_env, offset + offsetof(XMMReg, XMM_Q(1)));
2765 }
2766
2767 static inline void gen_sto_env_A0(int idx, int offset)
2768 {
2769 int mem_index = (idx >> 2) - 1;
2770 tcg_gen_ld_i64(cpu_tmp1_i64, cpu_env, offset + offsetof(XMMReg, XMM_Q(0)));
2771 tcg_gen_qemu_st64(cpu_tmp1_i64, cpu_A0, mem_index);
2772 tcg_gen_addi_tl(cpu_tmp0, cpu_A0, 8);
2773 tcg_gen_ld_i64(cpu_tmp1_i64, cpu_env, offset + offsetof(XMMReg, XMM_Q(1)));
2774 tcg_gen_qemu_st64(cpu_tmp1_i64, cpu_tmp0, mem_index);
2775 }
2776
2777 static inline void gen_op_movo(int d_offset, int s_offset)
2778 {
2779 tcg_gen_ld_i64(cpu_tmp1_i64, cpu_env, s_offset);
2780 tcg_gen_st_i64(cpu_tmp1_i64, cpu_env, d_offset);
2781 tcg_gen_ld_i64(cpu_tmp1_i64, cpu_env, s_offset + 8);
2782 tcg_gen_st_i64(cpu_tmp1_i64, cpu_env, d_offset + 8);
2783 }
2784
2785 static inline void gen_op_movq(int d_offset, int s_offset)
2786 {
2787 tcg_gen_ld_i64(cpu_tmp1_i64, cpu_env, s_offset);
2788 tcg_gen_st_i64(cpu_tmp1_i64, cpu_env, d_offset);
2789 }
2790
2791 static inline void gen_op_movl(int d_offset, int s_offset)
2792 {
2793 tcg_gen_ld_i32(cpu_tmp2_i32, cpu_env, s_offset);
2794 tcg_gen_st_i32(cpu_tmp2_i32, cpu_env, d_offset);
2795 }
2796
2797 static inline void gen_op_movq_env_0(int d_offset)
2798 {
2799 tcg_gen_movi_i64(cpu_tmp1_i64, 0);
2800 tcg_gen_st_i64(cpu_tmp1_i64, cpu_env, d_offset);
2801 }
2802
2803 #define SSE_SPECIAL ((void *)1)
2804 #define SSE_DUMMY ((void *)2)
2805
2806 #define MMX_OP2(x) { gen_helper_ ## x ## _mmx, gen_helper_ ## x ## _xmm }
2807 #define SSE_FOP(x) { gen_helper_ ## x ## ps, gen_helper_ ## x ## pd, \
2808 gen_helper_ ## x ## ss, gen_helper_ ## x ## sd, }
2809
2810 static void *sse_op_table1[256][4] = {
2811 /* 3DNow! extensions */
2812 [0x0e] = { SSE_DUMMY }, /* femms */
2813 [0x0f] = { SSE_DUMMY }, /* pf... */
2814 /* pure SSE operations */
2815 [0x10] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* movups, movupd, movss, movsd */
2816 [0x11] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* movups, movupd, movss, movsd */
2817 [0x12] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* movlps, movlpd, movsldup, movddup */
2818 [0x13] = { SSE_SPECIAL, SSE_SPECIAL }, /* movlps, movlpd */
2819 [0x14] = { gen_helper_punpckldq_xmm, gen_helper_punpcklqdq_xmm },
2820 [0x15] = { gen_helper_punpckhdq_xmm, gen_helper_punpckhqdq_xmm },
2821 [0x16] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* movhps, movhpd, movshdup */
2822 [0x17] = { SSE_SPECIAL, SSE_SPECIAL }, /* movhps, movhpd */
2823
2824 [0x28] = { SSE_SPECIAL, SSE_SPECIAL }, /* movaps, movapd */
2825 [0x29] = { SSE_SPECIAL, SSE_SPECIAL }, /* movaps, movapd */
2826 [0x2a] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* cvtpi2ps, cvtpi2pd, cvtsi2ss, cvtsi2sd */
2827 [0x2b] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* movntps, movntpd, movntss, movntsd */
2828 [0x2c] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* cvttps2pi, cvttpd2pi, cvttsd2si, cvttss2si */
2829 [0x2d] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* cvtps2pi, cvtpd2pi, cvtsd2si, cvtss2si */
2830 [0x2e] = { gen_helper_ucomiss, gen_helper_ucomisd },
2831 [0x2f] = { gen_helper_comiss, gen_helper_comisd },
2832 [0x50] = { SSE_SPECIAL, SSE_SPECIAL }, /* movmskps, movmskpd */
2833 [0x51] = SSE_FOP(sqrt),
2834 [0x52] = { gen_helper_rsqrtps, NULL, gen_helper_rsqrtss, NULL },
2835 [0x53] = { gen_helper_rcpps, NULL, gen_helper_rcpss, NULL },
2836 [0x54] = { gen_helper_pand_xmm, gen_helper_pand_xmm }, /* andps, andpd */
2837 [0x55] = { gen_helper_pandn_xmm, gen_helper_pandn_xmm }, /* andnps, andnpd */
2838 [0x56] = { gen_helper_por_xmm, gen_helper_por_xmm }, /* orps, orpd */
2839 [0x57] = { gen_helper_pxor_xmm, gen_helper_pxor_xmm }, /* xorps, xorpd */
2840 [0x58] = SSE_FOP(add),
2841 [0x59] = SSE_FOP(mul),
2842 [0x5a] = { gen_helper_cvtps2pd, gen_helper_cvtpd2ps,
2843 gen_helper_cvtss2sd, gen_helper_cvtsd2ss },
2844 [0x5b] = { gen_helper_cvtdq2ps, gen_helper_cvtps2dq, gen_helper_cvttps2dq },
2845 [0x5c] = SSE_FOP(sub),
2846 [0x5d] = SSE_FOP(min),
2847 [0x5e] = SSE_FOP(div),
2848 [0x5f] = SSE_FOP(max),
2849
2850 [0xc2] = SSE_FOP(cmpeq),
2851 [0xc6] = { gen_helper_shufps, gen_helper_shufpd },
2852
2853 [0x38] = { SSE_SPECIAL, SSE_SPECIAL, NULL, SSE_SPECIAL }, /* SSSE3/SSE4 */
2854 [0x3a] = { SSE_SPECIAL, SSE_SPECIAL }, /* SSSE3/SSE4 */
2855
2856 /* MMX ops and their SSE extensions */
2857 [0x60] = MMX_OP2(punpcklbw),
2858 [0x61] = MMX_OP2(punpcklwd),
2859 [0x62] = MMX_OP2(punpckldq),
2860 [0x63] = MMX_OP2(packsswb),
2861 [0x64] = MMX_OP2(pcmpgtb),
2862 [0x65] = MMX_OP2(pcmpgtw),
2863 [0x66] = MMX_OP2(pcmpgtl),
2864 [0x67] = MMX_OP2(packuswb),
2865 [0x68] = MMX_OP2(punpckhbw),
2866 [0x69] = MMX_OP2(punpckhwd),
2867 [0x6a] = MMX_OP2(punpckhdq),
2868 [0x6b] = MMX_OP2(packssdw),
2869 [0x6c] = { NULL, gen_helper_punpcklqdq_xmm },
2870 [0x6d] = { NULL, gen_helper_punpckhqdq_xmm },
2871 [0x6e] = { SSE_SPECIAL, SSE_SPECIAL }, /* movd mm, ea */
2872 [0x6f] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* movq, movdqa, , movqdu */
2873 [0x70] = { gen_helper_pshufw_mmx,
2874 gen_helper_pshufd_xmm,
2875 gen_helper_pshufhw_xmm,
2876 gen_helper_pshuflw_xmm },
2877 [0x71] = { SSE_SPECIAL, SSE_SPECIAL }, /* shiftw */
2878 [0x72] = { SSE_SPECIAL, SSE_SPECIAL }, /* shiftd */
2879 [0x73] = { SSE_SPECIAL, SSE_SPECIAL }, /* shiftq */
2880 [0x74] = MMX_OP2(pcmpeqb),
2881 [0x75] = MMX_OP2(pcmpeqw),
2882 [0x76] = MMX_OP2(pcmpeql),
2883 [0x77] = { SSE_DUMMY }, /* emms */
2884 [0x78] = { NULL, SSE_SPECIAL, NULL, SSE_SPECIAL }, /* extrq_i, insertq_i */
2885 [0x79] = { NULL, gen_helper_extrq_r, NULL, gen_helper_insertq_r },
2886 [0x7c] = { NULL, gen_helper_haddpd, NULL, gen_helper_haddps },
2887 [0x7d] = { NULL, gen_helper_hsubpd, NULL, gen_helper_hsubps },
2888 [0x7e] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* movd, movd, , movq */
2889 [0x7f] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* movq, movdqa, movdqu */
2890 [0xc4] = { SSE_SPECIAL, SSE_SPECIAL }, /* pinsrw */
2891 [0xc5] = { SSE_SPECIAL, SSE_SPECIAL }, /* pextrw */
2892 [0xd0] = { NULL, gen_helper_addsubpd, NULL, gen_helper_addsubps },
2893 [0xd1] = MMX_OP2(psrlw),
2894 [0xd2] = MMX_OP2(psrld),
2895 [0xd3] = MMX_OP2(psrlq),
2896 [0xd4] = MMX_OP2(paddq),
2897 [0xd5] = MMX_OP2(pmullw),
2898 [0xd6] = { NULL, SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL },
2899 [0xd7] = { SSE_SPECIAL, SSE_SPECIAL }, /* pmovmskb */
2900 [0xd8] = MMX_OP2(psubusb),
2901 [0xd9] = MMX_OP2(psubusw),
2902 [0xda] = MMX_OP2(pminub),
2903 [0xdb] = MMX_OP2(pand),
2904 [0xdc] = MMX_OP2(paddusb),
2905 [0xdd] = MMX_OP2(paddusw),
2906 [0xde] = MMX_OP2(pmaxub),
2907 [0xdf] = MMX_OP2(pandn),
2908 [0xe0] = MMX_OP2(pavgb),
2909 [0xe1] = MMX_OP2(psraw),
2910 [0xe2] = MMX_OP2(psrad),
2911 [0xe3] = MMX_OP2(pavgw),
2912 [0xe4] = MMX_OP2(pmulhuw),
2913 [0xe5] = MMX_OP2(pmulhw),
2914 [0xe6] = { NULL, gen_helper_cvttpd2dq, gen_helper_cvtdq2pd, gen_helper_cvtpd2dq },
2915 [0xe7] = { SSE_SPECIAL , SSE_SPECIAL }, /* movntq, movntq */
2916 [0xe8] = MMX_OP2(psubsb),
2917 [0xe9] = MMX_OP2(psubsw),
2918 [0xea] = MMX_OP2(pminsw),
2919 [0xeb] = MMX_OP2(por),
2920 [0xec] = MMX_OP2(paddsb),
2921 [0xed] = MMX_OP2(paddsw),
2922 [0xee] = MMX_OP2(pmaxsw),
2923 [0xef] = MMX_OP2(pxor),
2924 [0xf0] = { NULL, NULL, NULL, SSE_SPECIAL }, /* lddqu */
2925 [0xf1] = MMX_OP2(psllw),
2926 [0xf2] = MMX_OP2(pslld),
2927 [0xf3] = MMX_OP2(psllq),
2928 [0xf4] = MMX_OP2(pmuludq),
2929 [0xf5] = MMX_OP2(pmaddwd),
2930 [0xf6] = MMX_OP2(psadbw),
2931 [0xf7] = MMX_OP2(maskmov),
2932 [0xf8] = MMX_OP2(psubb),
2933 [0xf9] = MMX_OP2(psubw),
2934 [0xfa] = MMX_OP2(psubl),
2935 [0xfb] = MMX_OP2(psubq),
2936 [0xfc] = MMX_OP2(paddb),
2937 [0xfd] = MMX_OP2(paddw),
2938 [0xfe] = MMX_OP2(paddl),
2939 };
2940
2941 static void *sse_op_table2[3 * 8][2] = {
2942 [0 + 2] = MMX_OP2(psrlw),
2943 [0 + 4] = MMX_OP2(psraw),
2944 [0 + 6] = MMX_OP2(psllw),
2945 [8 + 2] = MMX_OP2(psrld),
2946 [8 + 4] = MMX_OP2(psrad),
2947 [8 + 6] = MMX_OP2(pslld),
2948 [16 + 2] = MMX_OP2(psrlq),
2949 [16 + 3] = { NULL, gen_helper_psrldq_xmm },
2950 [16 + 6] = MMX_OP2(psllq),
2951 [16 + 7] = { NULL, gen_helper_pslldq_xmm },
2952 };
2953
2954 static void *sse_op_table3[4 * 3] = {
2955 gen_helper_cvtsi2ss,
2956 gen_helper_cvtsi2sd,
2957 X86_64_ONLY(gen_helper_cvtsq2ss),
2958 X86_64_ONLY(gen_helper_cvtsq2sd),
2959
2960 gen_helper_cvttss2si,
2961 gen_helper_cvttsd2si,
2962 X86_64_ONLY(gen_helper_cvttss2sq),
2963 X86_64_ONLY(gen_helper_cvttsd2sq),
2964
2965 gen_helper_cvtss2si,
2966 gen_helper_cvtsd2si,
2967 X86_64_ONLY(gen_helper_cvtss2sq),
2968 X86_64_ONLY(gen_helper_cvtsd2sq),
2969 };
2970
2971 static void *sse_op_table4[8][4] = {
2972 SSE_FOP(cmpeq),
2973 SSE_FOP(cmplt),
2974 SSE_FOP(cmple),
2975 SSE_FOP(cmpunord),
2976 SSE_FOP(cmpneq),
2977 SSE_FOP(cmpnlt),
2978 SSE_FOP(cmpnle),
2979 SSE_FOP(cmpord),
2980 };
2981
2982 static void *sse_op_table5[256] = {
2983 [0x0c] = gen_helper_pi2fw,
2984 [0x0d] = gen_helper_pi2fd,
2985 [0x1c] = gen_helper_pf2iw,
2986 [0x1d] = gen_helper_pf2id,
2987 [0x8a] = gen_helper_pfnacc,
2988 [0x8e] = gen_helper_pfpnacc,
2989 [0x90] = gen_helper_pfcmpge,
2990 [0x94] = gen_helper_pfmin,
2991 [0x96] = gen_helper_pfrcp,
2992 [0x97] = gen_helper_pfrsqrt,
2993 [0x9a] = gen_helper_pfsub,
2994 [0x9e] = gen_helper_pfadd,
2995 [0xa0] = gen_helper_pfcmpgt,
2996 [0xa4] = gen_helper_pfmax,
2997 [0xa6] = gen_helper_movq, /* pfrcpit1; no need to actually increase precision */
2998 [0xa7] = gen_helper_movq, /* pfrsqit1 */
2999 [0xaa] = gen_helper_pfsubr,
3000 [0xae] = gen_helper_pfacc,
3001 [0xb0] = gen_helper_pfcmpeq,
3002 [0xb4] = gen_helper_pfmul,
3003 [0xb6] = gen_helper_movq, /* pfrcpit2 */
3004 [0xb7] = gen_helper_pmulhrw_mmx,
3005 [0xbb] = gen_helper_pswapd,
3006 [0xbf] = gen_helper_pavgb_mmx /* pavgusb */
3007 };
3008
3009 struct sse_op_helper_s {
3010 void *op[2]; uint32_t ext_mask;
3011 };
3012 #define SSSE3_OP(x) { MMX_OP2(x), CPUID_EXT_SSSE3 }
3013 #define SSE41_OP(x) { { NULL, gen_helper_ ## x ## _xmm }, CPUID_EXT_SSE41 }
3014 #define SSE42_OP(x) { { NULL, gen_helper_ ## x ## _xmm }, CPUID_EXT_SSE42 }
3015 #define SSE41_SPECIAL { { NULL, SSE_SPECIAL }, CPUID_EXT_SSE41 }
3016 static struct sse_op_helper_s sse_op_table6[256] = {
3017 [0x00] = SSSE3_OP(pshufb),
3018 [0x01] = SSSE3_OP(phaddw),
3019 [0x02] = SSSE3_OP(phaddd),
3020 [0x03] = SSSE3_OP(phaddsw),
3021 [0x04] = SSSE3_OP(pmaddubsw),
3022 [0x05] = SSSE3_OP(phsubw),
3023 [0x06] = SSSE3_OP(phsubd),
3024 [0x07] = SSSE3_OP(phsubsw),
3025 [0x08] = SSSE3_OP(psignb),
3026 [0x09] = SSSE3_OP(psignw),
3027 [0x0a] = SSSE3_OP(psignd),
3028 [0x0b] = SSSE3_OP(pmulhrsw),
3029 [0x10] = SSE41_OP(pblendvb),
3030 [0x14] = SSE41_OP(blendvps),
3031 [0x15] = SSE41_OP(blendvpd),
3032 [0x17] = SSE41_OP(ptest),
3033 [0x1c] = SSSE3_OP(pabsb),
3034 [0x1d] = SSSE3_OP(pabsw),
3035 [0x1e] = SSSE3_OP(pabsd),
3036 [0x20] = SSE41_OP(pmovsxbw),
3037 [0x21] = SSE41_OP(pmovsxbd),
3038 [0x22] = SSE41_OP(pmovsxbq),
3039 [0x23] = SSE41_OP(pmovsxwd),
3040 [0x24] = SSE41_OP(pmovsxwq),
3041 [0x25] = SSE41_OP(pmovsxdq),
3042 [0x28] = SSE41_OP(pmuldq),
3043 [0x29] = SSE41_OP(pcmpeqq),
3044 [0x2a] = SSE41_SPECIAL, /* movntqda */
3045 [0x2b] = SSE41_OP(packusdw),
3046 [0x30] = SSE41_OP(pmovzxbw),
3047 [0x31] = SSE41_OP(pmovzxbd),
3048 [0x32] = SSE41_OP(pmovzxbq),
3049 [0x33] = SSE41_OP(pmovzxwd),
3050 [0x34] = SSE41_OP(pmovzxwq),
3051 [0x35] = SSE41_OP(pmovzxdq),
3052 [0x37] = SSE42_OP(pcmpgtq),
3053 [0x38] = SSE41_OP(pminsb),
3054 [0x39] = SSE41_OP(pminsd),
3055 [0x3a] = SSE41_OP(pminuw),
3056 [0x3b] = SSE41_OP(pminud),
3057 [0x3c] = SSE41_OP(pmaxsb),
3058 [0x3d] = SSE41_OP(pmaxsd),
3059 [0x3e] = SSE41_OP(pmaxuw),
3060 [0x3f] = SSE41_OP(pmaxud),
3061 [0x40] = SSE41_OP(pmulld),
3062 [0x41] = SSE41_OP(phminposuw),
3063 };
3064
3065 static struct sse_op_helper_s sse_op_table7[256] = {
3066 [0x08] = SSE41_OP(roundps),
3067 [0x09] = SSE41_OP(roundpd),
3068 [0x0a] = SSE41_OP(roundss),
3069 [0x0b] = SSE41_OP(roundsd),
3070 [0x0c] = SSE41_OP(blendps),
3071 [0x0d] = SSE41_OP(blendpd),
3072 [0x0e] = SSE41_OP(pblendw),
3073 [0x0f] = SSSE3_OP(palignr),
3074 [0x14] = SSE41_SPECIAL, /* pextrb */
3075 [0x15] = SSE41_SPECIAL, /* pextrw */
3076 [0x16] = SSE41_SPECIAL, /* pextrd/pextrq */
3077 [0x17] = SSE41_SPECIAL, /* extractps */
3078 [0x20] = SSE41_SPECIAL, /* pinsrb */
3079 [0x21] = SSE41_SPECIAL, /* insertps */
3080 [0x22] = SSE41_SPECIAL, /* pinsrd/pinsrq */
3081 [0x40] = SSE41_OP(dpps),
3082 [0x41] = SSE41_OP(dppd),
3083 [0x42] = SSE41_OP(mpsadbw),
3084 [0x60] = SSE42_OP(pcmpestrm),
3085 [0x61] = SSE42_OP(pcmpestri),
3086 [0x62] = SSE42_OP(pcmpistrm),
3087 [0x63] = SSE42_OP(pcmpistri),
3088 };
3089
3090 static void gen_sse(DisasContext *s, int b, target_ulong pc_start, int rex_r)
3091 {
3092 int b1, op1_offset, op2_offset, is_xmm, val, ot;
3093 int modrm, mod, rm, reg, reg_addr, offset_addr;
3094 void *sse_op2;
3095
3096 b &= 0xff;
3097 if (s->prefix & PREFIX_DATA)
3098 b1 = 1;
3099 else if (s->prefix & PREFIX_REPZ)
3100 b1 = 2;
3101 else if (s->prefix & PREFIX_REPNZ)
3102 b1 = 3;
3103 else
3104 b1 = 0;
3105 sse_op2 = sse_op_table1[b][b1];
3106 if (!sse_op2)
3107 goto illegal_op;
3108 if ((b <= 0x5f && b >= 0x10) || b == 0xc6 || b == 0xc2) {
3109 is_xmm = 1;
3110 } else {
3111 if (b1 == 0) {
3112 /* MMX case */
3113 is_xmm = 0;
3114 } else {
3115 is_xmm = 1;
3116 }
3117 }
3118 /* simple MMX/SSE operation */
3119 if (s->flags & HF_TS_MASK) {
3120 gen_exception(s, EXCP07_PREX, pc_start - s->cs_base);
3121 return;
3122 }
3123 if (s->flags & HF_EM_MASK) {
3124 illegal_op:
3125 gen_exception(s, EXCP06_ILLOP, pc_start - s->cs_base);
3126 return;
3127 }
3128 if (is_xmm && !(s->flags & HF_OSFXSR_MASK))
3129 if ((b != 0x38 && b != 0x3a) || (s->prefix & PREFIX_DATA))
3130 goto illegal_op;
3131 if (b == 0x0e) {
3132 if (!(s->cpuid_ext2_features & CPUID_EXT2_3DNOW))
3133 goto illegal_op;
3134 /* femms */
3135 gen_helper_emms();
3136 return;
3137 }
3138 if (b == 0x77) {
3139 /* emms */
3140 gen_helper_emms();
3141 return;
3142 }
3143 /* prepare MMX state (XXX: optimize by storing fptt and fptags in
3144 the static cpu state) */
3145 if (!is_xmm) {
3146 gen_helper_enter_mmx();
3147 }
3148
3149 modrm = ldub_code(s->pc++);
3150 reg = ((modrm >> 3) & 7);
3151 if (is_xmm)
3152 reg |= rex_r;
3153 mod = (modrm >> 6) & 3;
3154 if (sse_op2 == SSE_SPECIAL) {
3155 b |= (b1 << 8);
3156 switch(b) {
3157 case 0x0e7: /* movntq */
3158 if (mod == 3)
3159 goto illegal_op;
3160 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3161 gen_stq_env_A0(s->mem_index, offsetof(CPUX86State,fpregs[reg].mmx));
3162 break;
3163 case 0x1e7: /* movntdq */
3164 case 0x02b: /* movntps */
3165 case 0x12b: /* movntps */
3166 case 0x3f0: /* lddqu */
3167 if (mod == 3)
3168 goto illegal_op;
3169 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3170 gen_sto_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg]));
3171 break;
3172 case 0x22b: /* movntss */
3173 case 0x32b: /* movntsd */
3174 if (mod == 3)
3175 goto illegal_op;
3176 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3177 if (b1 & 1) {
3178 gen_stq_env_A0(s->mem_index, offsetof(CPUX86State,
3179 xmm_regs[reg]));
3180 } else {
3181 tcg_gen_ld32u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,
3182 xmm_regs[reg].XMM_L(0)));
3183 gen_op_st_T0_A0(OT_LONG + s->mem_index);
3184 }
3185 break;
3186 case 0x6e: /* movd mm, ea */
3187 #ifdef TARGET_X86_64
3188 if (s->dflag == 2) {
3189 gen_ldst_modrm(s, modrm, OT_QUAD, OR_TMP0, 0);
3190 tcg_gen_st_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,fpregs[reg].mmx));
3191 } else
3192 #endif
3193 {
3194 gen_ldst_modrm(s, modrm, OT_LONG, OR_TMP0, 0);
3195 tcg_gen_addi_ptr(cpu_ptr0, cpu_env,
3196 offsetof(CPUX86State,fpregs[reg].mmx));
3197 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
3198 gen_helper_movl_mm_T0_mmx(cpu_ptr0, cpu_tmp2_i32);
3199 }
3200 break;
3201 case 0x16e: /* movd xmm, ea */
3202 #ifdef TARGET_X86_64
3203 if (s->dflag == 2) {
3204 gen_ldst_modrm(s, modrm, OT_QUAD, OR_TMP0, 0);
3205 tcg_gen_addi_ptr(cpu_ptr0, cpu_env,
3206 offsetof(CPUX86State,xmm_regs[reg]));
3207 gen_helper_movq_mm_T0_xmm(cpu_ptr0, cpu_T[0]);
3208 } else
3209 #endif
3210 {
3211 gen_ldst_modrm(s, modrm, OT_LONG, OR_TMP0, 0);
3212 tcg_gen_addi_ptr(cpu_ptr0, cpu_env,
3213 offsetof(CPUX86State,xmm_regs[reg]));
3214 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
3215 gen_helper_movl_mm_T0_xmm(cpu_ptr0, cpu_tmp2_i32);
3216 }
3217 break;
3218 case 0x6f: /* movq mm, ea */
3219 if (mod != 3) {
3220 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3221 gen_ldq_env_A0(s->mem_index, offsetof(CPUX86State,fpregs[reg].mmx));
3222 } else {
3223 rm = (modrm & 7);
3224 tcg_gen_ld_i64(cpu_tmp1_i64, cpu_env,
3225 offsetof(CPUX86State,fpregs[rm].mmx));
3226 tcg_gen_st_i64(cpu_tmp1_i64, cpu_env,
3227 offsetof(CPUX86State,fpregs[reg].mmx));
3228 }
3229 break;
3230 case 0x010: /* movups */
3231 case 0x110: /* movupd */
3232 case 0x028: /* movaps */
3233 case 0x128: /* movapd */
3234 case 0x16f: /* movdqa xmm, ea */
3235 case 0x26f: /* movdqu xmm, ea */
3236 if (mod != 3) {
3237 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3238 gen_ldo_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg]));
3239 } else {
3240 rm = (modrm & 7) | REX_B(s);
3241 gen_op_movo(offsetof(CPUX86State,xmm_regs[reg]),
3242 offsetof(CPUX86State,xmm_regs[rm]));
3243 }
3244 break;
3245 case 0x210: /* movss xmm, ea */
3246 if (mod != 3) {
3247 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3248 gen_op_ld_T0_A0(OT_LONG + s->mem_index);
3249 tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_regs[reg].XMM_L(0)));
3250 gen_op_movl_T0_0();
3251 tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_regs[reg].XMM_L(1)));
3252 tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_regs[reg].XMM_L(2)));
3253 tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_regs[reg].XMM_L(3)));
3254 } else {
3255 rm = (modrm & 7) | REX_B(s);
3256 gen_op_movl(offsetof(CPUX86State,xmm_regs[reg].XMM_L(0)),
3257 offsetof(CPUX86State,xmm_regs[rm].XMM_L(0)));
3258 }
3259 break;
3260 case 0x310: /* movsd xmm, ea */
3261 if (mod != 3) {
3262 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3263 gen_ldq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
3264 gen_op_movl_T0_0();
3265 tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_regs[reg].XMM_L(2)));
3266 tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_regs[reg].XMM_L(3)));
3267 } else {
3268 rm = (modrm & 7) | REX_B(s);
3269 gen_op_movq(offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)),
3270 offsetof(CPUX86State,xmm_regs[rm].XMM_Q(0)));
3271 }
3272 break;
3273 case 0x012: /* movlps */
3274 case 0x112: /* movlpd */
3275 if (mod != 3) {
3276 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3277 gen_ldq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
3278 } else {
3279 /* movhlps */
3280 rm = (modrm & 7) | REX_B(s);
3281 gen_op_movq(offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)),
3282 offsetof(CPUX86State,xmm_regs[rm].XMM_Q(1)));
3283 }
3284 break;
3285 case 0x212: /* movsldup */
3286 if (mod != 3) {
3287 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3288 gen_ldo_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg]));
3289 } else {
3290 rm = (modrm & 7) | REX_B(s);
3291 gen_op_movl(offsetof(CPUX86State,xmm_regs[reg].XMM_L(0)),
3292 offsetof(CPUX86State,xmm_regs[rm].XMM_L(0)));
3293 gen_op_movl(offsetof(CPUX86State,xmm_regs[reg].XMM_L(2)),
3294 offsetof(CPUX86State,xmm_regs[rm].XMM_L(2)));
3295 }
3296 gen_op_movl(offsetof(CPUX86State,xmm_regs[reg].XMM_L(1)),
3297 offsetof(CPUX86State,xmm_regs[reg].XMM_L(0)));
3298 gen_op_movl(offsetof(CPUX86State,xmm_regs[reg].XMM_L(3)),
3299 offsetof(CPUX86State,xmm_regs[reg].XMM_L(2)));
3300 break;
3301 case 0x312: /* movddup */
3302 if (mod != 3) {
3303 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3304 gen_ldq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
3305 } else {
3306 rm = (modrm & 7) | REX_B(s);
3307 gen_op_movq(offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)),
3308 offsetof(CPUX86State,xmm_regs[rm].XMM_Q(0)));
3309 }
3310 gen_op_movq(offsetof(CPUX86State,xmm_regs[reg].XMM_Q(1)),
3311 offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
3312 break;
3313 case 0x016: /* movhps */
3314 case 0x116: /* movhpd */
3315 if (mod != 3) {
3316 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3317 gen_ldq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg].XMM_Q(1)));
3318 } else {
3319 /* movlhps */
3320 rm = (modrm & 7) | REX_B(s);
3321 gen_op_movq(offsetof(CPUX86State,xmm_regs[reg].XMM_Q(1)),
3322 offsetof(CPUX86State,xmm_regs[rm].XMM_Q(0)));
3323 }
3324 break;
3325 case 0x216: /* movshdup */
3326 if (mod != 3) {
3327 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3328 gen_ldo_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg]));
3329 } else {
3330 rm = (modrm & 7) | REX_B(s);
3331 gen_op_movl(offsetof(CPUX86State,xmm_regs[reg].XMM_L(1)),
3332 offsetof(CPUX86State,xmm_regs[rm].XMM_L(1)));
3333 gen_op_movl(offsetof(CPUX86State,xmm_regs[reg].XMM_L(3)),
3334 offsetof(CPUX86State,xmm_regs[rm].XMM_L(3)));
3335 }
3336 gen_op_movl(offsetof(CPUX86State,xmm_regs[reg].XMM_L(0)),
3337 offsetof(CPUX86State,xmm_regs[reg].XMM_L(1)));
3338 gen_op_movl(offsetof(CPUX86State,xmm_regs[reg].XMM_L(2)),
3339 offsetof(CPUX86State,xmm_regs[reg].XMM_L(3)));
3340 break;
3341 case 0x178:
3342 case 0x378:
3343 {
3344 int bit_index, field_length;
3345
3346 if (b1 == 1 && reg != 0)
3347 goto illegal_op;
3348 field_length = ldub_code(s->pc++) & 0x3F;
3349 bit_index = ldub_code(s->pc++) & 0x3F;
3350 tcg_gen_addi_ptr(cpu_ptr0, cpu_env,
3351 offsetof(CPUX86State,xmm_regs[reg]));
3352 if (b1 == 1)
3353 gen_helper_extrq_i(cpu_ptr0, tcg_const_i32(bit_index),
3354 tcg_const_i32(field_length));
3355 else
3356 gen_helper_insertq_i(cpu_ptr0, tcg_const_i32(bit_index),
3357 tcg_const_i32(field_length));
3358 }
3359 break;
3360 case 0x7e: /* movd ea, mm */
3361 #ifdef TARGET_X86_64
3362 if (s->dflag == 2) {
3363 tcg_gen_ld_i64(cpu_T[0], cpu_env,
3364 offsetof(CPUX86State,fpregs[reg].mmx));
3365 gen_ldst_modrm(s, modrm, OT_QUAD, OR_TMP0, 1);
3366 } else
3367 #endif
3368 {
3369 tcg_gen_ld32u_tl(cpu_T[0], cpu_env,
3370 offsetof(CPUX86State,fpregs[reg].mmx.MMX_L(0)));
3371 gen_ldst_modrm(s, modrm, OT_LONG, OR_TMP0, 1);
3372 }
3373 break;
3374 case 0x17e: /* movd ea, xmm */
3375 #ifdef TARGET_X86_64
3376 if (s->dflag == 2) {
3377 tcg_gen_ld_i64(cpu_T[0], cpu_env,
3378 offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
3379 gen_ldst_modrm(s, modrm, OT_QUAD, OR_TMP0, 1);
3380 } else
3381 #endif
3382 {
3383 tcg_gen_ld32u_tl(cpu_T[0], cpu_env,
3384 offsetof(CPUX86State,xmm_regs[reg].XMM_L(0)));
3385 gen_ldst_modrm(s, modrm, OT_LONG, OR_TMP0, 1);
3386 }
3387 break;
3388 case 0x27e: /* movq xmm, ea */
3389 if (mod != 3) {
3390 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3391 gen_ldq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
3392 } else {
3393 rm = (modrm & 7) | REX_B(s);
3394 gen_op_movq(offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)),
3395 offsetof(CPUX86State,xmm_regs[rm].XMM_Q(0)));
3396 }
3397 gen_op_movq_env_0(offsetof(CPUX86State,xmm_regs[reg].XMM_Q(1)));
3398 break;
3399 case 0x7f: /* movq ea, mm */
3400 if (mod != 3) {
3401 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3402 gen_stq_env_A0(s->mem_index, offsetof(CPUX86State,fpregs[reg].mmx));
3403 } else {
3404 rm = (modrm & 7);
3405 gen_op_movq(offsetof(CPUX86State,fpregs[rm].mmx),
3406 offsetof(CPUX86State,fpregs[reg].mmx));
3407 }
3408 break;
3409 case 0x011: /* movups */
3410 case 0x111: /* movupd */
3411 case 0x029: /* movaps */
3412 case 0x129: /* movapd */
3413 case 0x17f: /* movdqa ea, xmm */
3414 case 0x27f: /* movdqu ea, xmm */
3415 if (mod != 3) {
3416 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3417 gen_sto_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg]));
3418 } else {
3419 rm = (modrm & 7) | REX_B(s);
3420 gen_op_movo(offsetof(CPUX86State,xmm_regs[rm]),
3421 offsetof(CPUX86State,xmm_regs[reg]));
3422 }
3423 break;
3424 case 0x211: /* movss ea, xmm */
3425 if (mod != 3) {
3426 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3427 tcg_gen_ld32u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_regs[reg].XMM_L(0)));
3428 gen_op_st_T0_A0(OT_LONG + s->mem_index);
3429 } else {
3430 rm = (modrm & 7) | REX_B(s);
3431 gen_op_movl(offsetof(CPUX86State,xmm_regs[rm].XMM_L(0)),
3432 offsetof(CPUX86State,xmm_regs[reg].XMM_L(0)));
3433 }
3434 break;
3435 case 0x311: /* movsd ea, xmm */
3436 if (mod != 3) {
3437 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3438 gen_stq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
3439 } else {
3440 rm = (modrm & 7) | REX_B(s);
3441 gen_op_movq(offsetof(CPUX86State,xmm_regs[rm].XMM_Q(0)),
3442 offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
3443 }
3444 break;
3445 case 0x013: /* movlps */
3446 case 0x113: /* movlpd */
3447 if (mod != 3) {
3448 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3449 gen_stq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
3450 } else {
3451 goto illegal_op;
3452 }
3453 break;
3454 case 0x017: /* movhps */
3455 case 0x117: /* movhpd */
3456 if (mod != 3) {
3457 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3458 gen_stq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg].XMM_Q(1)));
3459 } else {
3460 goto illegal_op;
3461 }
3462 break;
3463 case 0x71: /* shift mm, im */
3464 case 0x72:
3465 case 0x73:
3466 case 0x171: /* shift xmm, im */
3467 case 0x172:
3468 case 0x173:
3469 val = ldub_code(s->pc++);
3470 if (is_xmm) {
3471 gen_op_movl_T0_im(val);
3472 tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_t0.XMM_L(0)));
3473 gen_op_movl_T0_0();
3474 tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_t0.XMM_L(1)));
3475 op1_offset = offsetof(CPUX86State,xmm_t0);
3476 } else {
3477 gen_op_movl_T0_im(val);
3478 tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,mmx_t0.MMX_L(0)));
3479 gen_op_movl_T0_0();
3480 tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,mmx_t0.MMX_L(1)));
3481 op1_offset = offsetof(CPUX86State,mmx_t0);
3482 }
3483 sse_op2 = sse_op_table2[((b - 1) & 3) * 8 + (((modrm >> 3)) & 7)][b1];
3484 if (!sse_op2)
3485 goto illegal_op;
3486 if (is_xmm) {
3487 rm = (modrm & 7) | REX_B(s);
3488 op2_offset = offsetof(CPUX86State,xmm_regs[rm]);
3489 } else {
3490 rm = (modrm & 7);
3491 op2_offset = offsetof(CPUX86State,fpregs[rm].mmx);
3492 }
3493 tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op2_offset);
3494 tcg_gen_addi_ptr(cpu_ptr1, cpu_env, op1_offset);
3495 ((void (*)(TCGv_ptr, TCGv_ptr))sse_op2)(cpu_ptr0, cpu_ptr1);
3496 break;
3497 case 0x050: /* movmskps */
3498 rm = (modrm & 7) | REX_B(s);
3499 tcg_gen_addi_ptr(cpu_ptr0, cpu_env,
3500 offsetof(CPUX86State,xmm_regs[rm]));
3501 gen_helper_movmskps(cpu_tmp2_i32, cpu_ptr0);
3502 tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
3503 gen_op_mov_reg_T0(OT_LONG, reg);
3504 break;
3505 case 0x150: /* movmskpd */
3506 rm = (modrm & 7) | REX_B(s);
3507 tcg_gen_addi_ptr(cpu_ptr0, cpu_env,
3508 offsetof(CPUX86State,xmm_regs[rm]));
3509 gen_helper_movmskpd(cpu_tmp2_i32, cpu_ptr0);
3510 tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
3511 gen_op_mov_reg_T0(OT_LONG, reg);
3512 break;
3513 case 0x02a: /* cvtpi2ps */
3514 case 0x12a: /* cvtpi2pd */
3515 gen_helper_enter_mmx();
3516 if (mod != 3) {
3517 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3518 op2_offset = offsetof(CPUX86State,mmx_t0);
3519 gen_ldq_env_A0(s->mem_index, op2_offset);
3520 } else {
3521 rm = (modrm & 7);
3522 op2_offset = offsetof(CPUX86State,fpregs[rm].mmx);
3523 }
3524 op1_offset = offsetof(CPUX86State,xmm_regs[reg]);
3525 tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op1_offset);
3526 tcg_gen_addi_ptr(cpu_ptr1, cpu_env, op2_offset);
3527 switch(b >> 8) {
3528 case 0x0:
3529 gen_helper_cvtpi2ps(cpu_ptr0, cpu_ptr1);
3530 break;
3531 default:
3532 case 0x1:
3533 gen_helper_cvtpi2pd(cpu_ptr0, cpu_ptr1);
3534 break;
3535 }
3536 break;
3537 case 0x22a: /* cvtsi2ss */
3538 case 0x32a: /* cvtsi2sd */
3539 ot = (s->dflag == 2) ? OT_QUAD : OT_LONG;
3540 gen_ldst_modrm(s, modrm, ot, OR_TMP0, 0);
3541 op1_offset = offsetof(CPUX86State,xmm_regs[reg]);
3542 tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op1_offset);
3543 sse_op2 = sse_op_table3[(s->dflag == 2) * 2 + ((b >> 8) - 2)];
3544 if (ot == OT_LONG) {
3545 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
3546 ((void (*)(TCGv_ptr, TCGv_i32))sse_op2)(cpu_ptr0, cpu_tmp2_i32);
3547 } else {
3548 ((void (*)(TCGv_ptr, TCGv))sse_op2)(cpu_ptr0, cpu_T[0]);
3549 }
3550 break;
3551 case 0x02c: /* cvttps2pi */
3552 case 0x12c: /* cvttpd2pi */
3553 case 0x02d: /* cvtps2pi */
3554 case 0x12d: /* cvtpd2pi */
3555 gen_helper_enter_mmx();
3556 if (mod != 3) {
3557 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3558 op2_offset = offsetof(CPUX86State,xmm_t0);
3559 gen_ldo_env_A0(s->mem_index, op2_offset);
3560 } else {
3561 rm = (modrm & 7) | REX_B(s);
3562 op2_offset = offsetof(CPUX86State,xmm_regs[rm]);
3563 }
3564 op1_offset = offsetof(CPUX86State,fpregs[reg & 7].mmx);
3565 tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op1_offset);
3566 tcg_gen_addi_ptr(cpu_ptr1, cpu_env, op2_offset);
3567 switch(b) {
3568 case 0x02c:
3569 gen_helper_cvttps2pi(cpu_ptr0, cpu_ptr1);
3570 break;
3571 case 0x12c:
3572 gen_helper_cvttpd2pi(cpu_ptr0, cpu_ptr1);
3573 break;
3574 case 0x02d:
3575 gen_helper_cvtps2pi(cpu_ptr0, cpu_ptr1);
3576 break;
3577 case 0x12d:
3578 gen_helper_cvtpd2pi(cpu_ptr0, cpu_ptr1);
3579 break;
3580 }
3581 break;
3582 case 0x22c: /* cvttss2si */
3583 case 0x32c: /* cvttsd2si */
3584 case 0x22d: /* cvtss2si */
3585 case 0x32d: /* cvtsd2si */
3586 ot = (s->dflag == 2) ? OT_QUAD : OT_LONG;
3587 if (mod != 3) {
3588 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3589 if ((b >> 8) & 1) {
3590 gen_ldq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_t0.XMM_Q(0)));
3591 } else {
3592 gen_op_ld_T0_A0(OT_LONG + s->mem_index);
3593 tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_t0.XMM_L(0)));
3594 }
3595 op2_offset = offsetof(CPUX86State,xmm_t0);
3596 } else {
3597 rm = (modrm & 7) | REX_B(s);
3598 op2_offset = offsetof(CPUX86State,xmm_regs[rm]);
3599 }
3600 sse_op2 = sse_op_table3[(s->dflag == 2) * 2 + ((b >> 8) - 2) + 4 +
3601 (b & 1) * 4];
3602 tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op2_offset);
3603 if (ot == OT_LONG) {
3604 ((void (*)(TCGv_i32, TCGv_ptr))sse_op2)(cpu_tmp2_i32, cpu_ptr0);
3605 tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
3606 } else {
3607 ((void (*)(TCGv, TCGv_ptr))sse_op2)(cpu_T[0], cpu_ptr0);
3608 }
3609 gen_op_mov_reg_T0(ot, reg);
3610 break;
3611 case 0xc4: /* pinsrw */
3612 case 0x1c4:
3613 s->rip_offset = 1;
3614 gen_ldst_modrm(s, modrm, OT_WORD, OR_TMP0, 0);
3615 val = ldub_code(s->pc++);
3616 if (b1) {
3617 val &= 7;
3618 tcg_gen_st16_tl(cpu_T[0], cpu_env,
3619 offsetof(CPUX86State,xmm_regs[reg].XMM_W(val)));
3620 } else {
3621 val &= 3;
3622 tcg_gen_st16_tl(cpu_T[0], cpu_env,
3623 offsetof(CPUX86State,fpregs[reg].mmx.MMX_W(val)));
3624 }
3625 break;
3626 case 0xc5: /* pextrw */
3627 case 0x1c5:
3628 if (mod != 3)
3629 goto illegal_op;
3630 ot = (s->dflag == 2) ? OT_QUAD : OT_LONG;
3631 val = ldub_code(s->pc++);
3632 if (b1) {
3633 val &= 7;
3634 rm = (modrm & 7) | REX_B(s);
3635 tcg_gen_ld16u_tl(cpu_T[0], cpu_env,
3636 offsetof(CPUX86State,xmm_regs[rm].XMM_W(val)));
3637 } else {
3638 val &= 3;
3639 rm = (modrm & 7);
3640 tcg_gen_ld16u_tl(cpu_T[0], cpu_env,
3641 offsetof(CPUX86State,fpregs[rm].mmx.MMX_W(val)));
3642 }
3643 reg = ((modrm >> 3) & 7) | rex_r;
3644 gen_op_mov_reg_T0(ot, reg);
3645 break;
3646 case 0x1d6: /* movq ea, xmm */
3647 if (mod != 3) {
3648 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3649 gen_stq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
3650 } else {
3651 rm = (modrm & 7) | REX_B(s);
3652 gen_op_movq(offsetof(CPUX86State,xmm_regs[rm].XMM_Q(0)),
3653 offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
3654 gen_op_movq_env_0(offsetof(CPUX86State,xmm_regs[rm].XMM_Q(1)));
3655 }
3656 break;
3657 case 0x2d6: /* movq2dq */
3658 gen_helper_enter_mmx();
3659 rm = (modrm & 7);
3660 gen_op_movq(offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)),
3661 offsetof(CPUX86State,fpregs[rm].mmx));
3662 gen_op_movq_env_0(offsetof(CPUX86State,xmm_regs[reg].XMM_Q(1)));
3663 break;
3664 case 0x3d6: /* movdq2q */
3665 gen_helper_enter_mmx();
3666 rm = (modrm & 7) | REX_B(s);
3667 gen_op_movq(offsetof(CPUX86State,fpregs[reg & 7].mmx),
3668 offsetof(CPUX86State,xmm_regs[rm].XMM_Q(0)));
3669 break;
3670 case 0xd7: /* pmovmskb */
3671 case 0x1d7:
3672 if (mod != 3)
3673 goto illegal_op;
3674 if (b1) {
3675 rm = (modrm & 7) | REX_B(s);
3676 tcg_gen_addi_ptr(cpu_ptr0, cpu_env, offsetof(CPUX86State,xmm_regs[rm]));
3677 gen_helper_pmovmskb_xmm(cpu_tmp2_i32, cpu_ptr0);
3678 } else {
3679 rm = (modrm & 7);
3680 tcg_gen_addi_ptr(cpu_ptr0, cpu_env, offsetof(CPUX86State,fpregs[rm].mmx));
3681 gen_helper_pmovmskb_mmx(cpu_tmp2_i32, cpu_ptr0);
3682 }
3683 tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
3684 reg = ((modrm >> 3) & 7) | rex_r;
3685 gen_op_mov_reg_T0(OT_LONG, reg);
3686 break;
3687 case 0x138:
3688 if (s->prefix & PREFIX_REPNZ)
3689 goto crc32;
3690 case 0x038:
3691 b = modrm;
3692 modrm = ldub_code(s->pc++);
3693 rm = modrm & 7;
3694 reg = ((modrm >> 3) & 7) | rex_r;
3695 mod = (modrm >> 6) & 3;
3696
3697 sse_op2 = sse_op_table6[b].op[b1];
3698 if (!sse_op2)
3699 goto illegal_op;
3700 if (!(s->cpuid_ext_features & sse_op_table6[b].ext_mask))
3701 goto illegal_op;
3702
3703 if (b1) {
3704 op1_offset = offsetof(CPUX86State,xmm_regs[reg]);
3705 if (mod == 3) {
3706 op2_offset = offsetof(CPUX86State,xmm_regs[rm | REX_B(s)]);
3707 } else {
3708 op2_offset = offsetof(CPUX86State,xmm_t0);
3709 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3710 switch (b) {
3711 case 0x20: case 0x30: /* pmovsxbw, pmovzxbw */
3712 case 0x23: case 0x33: /* pmovsxwd, pmovzxwd */
3713 case 0x25: case 0x35: /* pmovsxdq, pmovzxdq */
3714 gen_ldq_env_A0(s->mem_index, op2_offset +
3715 offsetof(XMMReg, XMM_Q(0)));
3716 break;
3717 case 0x21: case 0x31: /* pmovsxbd, pmovzxbd */
3718 case 0x24: case 0x34: /* pmovsxwq, pmovzxwq */
3719 tcg_gen_qemu_ld32u(cpu_tmp0, cpu_A0,
3720 (s->mem_index >> 2) - 1);
3721 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_tmp0);
3722 tcg_gen_st_i32(cpu_tmp2_i32, cpu_env, op2_offset +
3723 offsetof(XMMReg, XMM_L(0)));
3724 break;
3725 case 0x22: case 0x32: /* pmovsxbq, pmovzxbq */
3726 tcg_gen_qemu_ld16u(cpu_tmp0, cpu_A0,
3727 (s->mem_index >> 2) - 1);
3728 tcg_gen_st16_tl(cpu_tmp0, cpu_env, op2_offset +
3729 offsetof(XMMReg, XMM_W(0)));
3730 break;
3731 case 0x2a: /* movntqda */
3732 gen_ldo_env_A0(s->mem_index, op1_offset);
3733 return;
3734 default:
3735 gen_ldo_env_A0(s->mem_index, op2_offset);
3736 }
3737 }
3738 } else {
3739 op1_offset = offsetof(CPUX86State,fpregs[reg].mmx);
3740 if (mod == 3) {
3741 op2_offset = offsetof(CPUX86State,fpregs[rm].mmx);
3742 } else {
3743 op2_offset = offsetof(CPUX86State,mmx_t0);
3744 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3745 gen_ldq_env_A0(s->mem_index, op2_offset);
3746 }
3747 }
3748 if (sse_op2 == SSE_SPECIAL)
3749 goto illegal_op;
3750
3751 tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op1_offset);
3752 tcg_gen_addi_ptr(cpu_ptr1, cpu_env, op2_offset);
3753 ((void (*)(TCGv_ptr, TCGv_ptr))sse_op2)(cpu_ptr0, cpu_ptr1);
3754
3755 if (b == 0x17)
3756 s->cc_op = CC_OP_EFLAGS;
3757 break;
3758 case 0x338: /* crc32 */
3759 crc32:
3760 b = modrm;
3761 modrm = ldub_code(s->pc++);
3762 reg = ((modrm >> 3) & 7) | rex_r;
3763
3764 if (b != 0xf0 && b != 0xf1)
3765 goto illegal_op;
3766 if (!(s->cpuid_ext_features & CPUID_EXT_SSE42))
3767 goto illegal_op;
3768
3769 if (b == 0xf0)
3770 ot = OT_BYTE;
3771 else if (b == 0xf1 && s->dflag != 2)
3772 if (s->prefix & PREFIX_DATA)
3773 ot = OT_WORD;
3774 else
3775 ot = OT_LONG;
3776 else
3777 ot = OT_QUAD;
3778
3779 gen_op_mov_TN_reg(OT_LONG, 0, reg);
3780 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
3781 gen_ldst_modrm(s, modrm, ot, OR_TMP0, 0);
3782 gen_helper_crc32(cpu_T[0], cpu_tmp2_i32,
3783 cpu_T[0], tcg_const_i32(8 << ot));
3784
3785 ot = (s->dflag == 2) ? OT_QUAD : OT_LONG;
3786 gen_op_mov_reg_T0(ot, reg);
3787 break;
3788 case 0x03a:
3789 case 0x13a:
3790 b = modrm;
3791 modrm = ldub_code(s->pc++);
3792 rm = modrm & 7;
3793 reg = ((modrm >> 3) & 7) | rex_r;
3794 mod = (modrm >> 6) & 3;
3795
3796 sse_op2 = sse_op_table7[b].op[b1];
3797 if (!sse_op2)
3798 goto illegal_op;
3799 if (!(s->cpuid_ext_features & sse_op_table7[b].ext_mask))
3800 goto illegal_op;
3801
3802 if (sse_op2 == SSE_SPECIAL) {
3803 ot = (s->dflag == 2) ? OT_QUAD : OT_LONG;
3804 rm = (modrm & 7) | REX_B(s);
3805 if (mod != 3)
3806 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3807 reg = ((modrm >> 3) & 7) | rex_r;
3808 val = ldub_code(s->pc++);
3809 switch (b) {
3810 case 0x14: /* pextrb */
3811 tcg_gen_ld8u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,
3812 xmm_regs[reg].XMM_B(val & 15)));
3813 if (mod == 3)
3814 gen_op_mov_reg_T0(ot, rm);
3815 else
3816 tcg_gen_qemu_st8(cpu_T[0], cpu_A0,
3817 (s->mem_index >> 2) - 1);
3818 break;
3819 case 0x15: /* pextrw */
3820 tcg_gen_ld16u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,
3821 xmm_regs[reg].XMM_W(val & 7)));
3822 if (mod == 3)
3823 gen_op_mov_reg_T0(ot, rm);
3824 else
3825 tcg_gen_qemu_st16(cpu_T[0], cpu_A0,
3826 (s->mem_index >> 2) - 1);
3827 break;
3828 case 0x16:
3829 if (ot == OT_LONG) { /* pextrd */
3830 tcg_gen_ld_i32(cpu_tmp2_i32, cpu_env,
3831 offsetof(CPUX86State,
3832 xmm_regs[reg].XMM_L(val & 3)));
3833 tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
3834 if (mod == 3)
3835 gen_op_mov_reg_v(ot, rm, cpu_T[0]);
3836 else
3837 tcg_gen_qemu_st32(cpu_T[0], cpu_A0,
3838 (s->mem_index >> 2) - 1);
3839 } else { /* pextrq */
3840 #ifdef TARGET_X86_64
3841 tcg_gen_ld_i64(cpu_tmp1_i64, cpu_env,
3842 offsetof(CPUX86State,
3843 xmm_regs[reg].XMM_Q(val & 1)));
3844 if (mod == 3)
3845 gen_op_mov_reg_v(ot, rm, cpu_tmp1_i64);
3846 else
3847 tcg_gen_qemu_st64(cpu_tmp1_i64, cpu_A0,
3848 (s->mem_index >> 2) - 1);
3849 #else
3850 goto illegal_op;
3851 #endif
3852 }
3853 break;
3854 case 0x17: /* extractps */
3855 tcg_gen_ld32u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,
3856 xmm_regs[reg].XMM_L(val & 3)));
3857 if (mod == 3)
3858 gen_op_mov_reg_T0(ot, rm);
3859 else
3860 tcg_gen_qemu_st32(cpu_T[0], cpu_A0,
3861 (s->mem_index >> 2) - 1);
3862 break;
3863 case 0x20: /* pinsrb */
3864 if (mod == 3)
3865 gen_op_mov_TN_reg(OT_LONG, 0, rm);
3866 else
3867 tcg_gen_qemu_ld8u(cpu_tmp0, cpu_A0,
3868 (s->mem_index >> 2) - 1);
3869 tcg_gen_st8_tl(cpu_tmp0, cpu_env, offsetof(CPUX86State,
3870 xmm_regs[reg].XMM_B(val & 15)));
3871 break;
3872 case 0x21: /* insertps */
3873 if (mod == 3) {
3874 tcg_gen_ld_i32(cpu_tmp2_i32, cpu_env,
3875 offsetof(CPUX86State,xmm_regs[rm]
3876 .XMM_L((val >> 6) & 3)));
3877 } else {
3878 tcg_gen_qemu_ld32u(cpu_tmp0, cpu_A0,
3879 (s->mem_index >> 2) - 1);
3880 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_tmp0);
3881 }
3882 tcg_gen_st_i32(cpu_tmp2_i32, cpu_env,
3883 offsetof(CPUX86State,xmm_regs[reg]
3884 .XMM_L((val >> 4) & 3)));
3885 if ((val >> 0) & 1)
3886 tcg_gen_st_i32(tcg_const_i32(0 /*float32_zero*/),
3887 cpu_env, offsetof(CPUX86State,
3888 xmm_regs[reg].XMM_L(0)));
3889 if ((val >> 1) & 1)
3890 tcg_gen_st_i32(tcg_const_i32(0 /*float32_zero*/),
3891 cpu_env, offsetof(CPUX86State,
3892 xmm_regs[reg].XMM_L(1)));
3893 if ((val >> 2) & 1)
3894 tcg_gen_st_i32(tcg_const_i32(0 /*float32_zero*/),
3895 cpu_env, offsetof(CPUX86State,
3896 xmm_regs[reg].XMM_L(2)));
3897 if ((val >> 3) & 1)
3898 tcg_gen_st_i32(tcg_const_i32(0 /*float32_zero*/),
3899 cpu_env, offsetof(CPUX86State,
3900 xmm_regs[reg].XMM_L(3)));
3901 break;
3902 case 0x22:
3903 if (ot == OT_LONG) { /* pinsrd */
3904 if (mod == 3)
3905 gen_op_mov_v_reg(ot, cpu_tmp0, rm);
3906 else
3907 tcg_gen_qemu_ld32u(cpu_tmp0, cpu_A0,
3908 (s->mem_index >> 2) - 1);
3909 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_tmp0);
3910 tcg_gen_st_i32(cpu_tmp2_i32, cpu_env,
3911 offsetof(CPUX86State,
3912 xmm_regs[reg].XMM_L(val & 3)));
3913 } else { /* pinsrq */
3914 #ifdef TARGET_X86_64
3915 if (mod == 3)
3916 gen_op_mov_v_reg(ot, cpu_tmp1_i64, rm);
3917 else
3918 tcg_gen_qemu_ld64(cpu_tmp1_i64, cpu_A0,
3919 (s->mem_index >> 2) - 1);
3920 tcg_gen_st_i64(cpu_tmp1_i64, cpu_env,
3921 offsetof(CPUX86State,
3922 xmm_regs[reg].XMM_Q(val & 1)));
3923 #else
3924 goto illegal_op;
3925 #endif
3926 }
3927 break;
3928 }
3929 return;
3930 }
3931
3932 if (b1) {
3933 op1_offset = offsetof(CPUX86State,xmm_regs[reg]);
3934 if (mod == 3) {
3935 op2_offset = offsetof(CPUX86State,xmm_regs[rm | REX_B(s)]);
3936 } else {
3937 op2_offset = offsetof(CPUX86State,xmm_t0);
3938 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3939 gen_ldo_env_A0(s->mem_index, op2_offset);
3940 }
3941 } else {
3942 op1_offset = offsetof(CPUX86State,fpregs[reg].mmx);
3943 if (mod == 3) {
3944 op2_offset = offsetof(CPUX86State,fpregs[rm].mmx);
3945 } else {
3946 op2_offset = offsetof(CPUX86State,mmx_t0);
3947 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3948 gen_ldq_env_A0(s->mem_index, op2_offset);
3949 }
3950 }
3951 val = ldub_code(s->pc++);
3952
3953 if ((b & 0xfc) == 0x60) { /* pcmpXstrX */
3954 s->cc_op = CC_OP_EFLAGS;
3955
3956 if (s->dflag == 2)
3957 /* The helper must use entire 64-bit gp registers */
3958 val |= 1 << 8;
3959 }
3960
3961 tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op1_offset);
3962 tcg_gen_addi_ptr(cpu_ptr1, cpu_env, op2_offset);
3963 ((void (*)(TCGv_ptr, TCGv_ptr, TCGv_i32))sse_op2)(cpu_ptr0, cpu_ptr1, tcg_const_i32(val));
3964 break;
3965 default:
3966 goto illegal_op;
3967 }
3968 } else {
3969 /* generic MMX or SSE operation */
3970 switch(b) {
3971 case 0x70: /* pshufx insn */
3972 case 0xc6: /* pshufx insn */
3973 case 0xc2: /* compare insns */
3974 s->rip_offset = 1;
3975 break;
3976 default:
3977 break;
3978 }
3979 if (is_xmm) {
3980 op1_offset = offsetof(CPUX86State,xmm_regs[reg]);
3981 if (mod != 3) {
3982 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
3983 op2_offset = offsetof(CPUX86State,xmm_t0);
3984 if (b1 >= 2 && ((b >= 0x50 && b <= 0x5f && b != 0x5b) ||
3985 b == 0xc2)) {
3986 /* specific case for SSE single instructions */
3987 if (b1 == 2) {
3988 /* 32 bit access */
3989 gen_op_ld_T0_A0(OT_LONG + s->mem_index);
3990 tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_t0.XMM_L(0)));
3991 } else {
3992 /* 64 bit access */
3993 gen_ldq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_t0.XMM_D(0)));
3994 }
3995 } else {
3996 gen_ldo_env_A0(s->mem_index, op2_offset);
3997 }
3998 } else {
3999 rm = (modrm & 7) | REX_B(s);
4000 op2_offset = offsetof(CPUX86State,xmm_regs[rm]);
4001 }
4002 } else {
4003 op1_offset = offsetof(CPUX86State,fpregs[reg].mmx);
4004 if (mod != 3) {
4005 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
4006 op2_offset = offsetof(CPUX86State,mmx_t0);
4007 gen_ldq_env_A0(s->mem_index, op2_offset);
4008 } else {
4009 rm = (modrm & 7);
4010 op2_offset = offsetof(CPUX86State,fpregs[rm].mmx);
4011 }
4012 }
4013 switch(b) {
4014 case 0x0f: /* 3DNow! data insns */
4015 if (!(s->cpuid_ext2_features & CPUID_EXT2_3DNOW))
4016 goto illegal_op;
4017 val = ldub_code(s->pc++);
4018 sse_op2 = sse_op_table5[val];
4019 if (!sse_op2)
4020 goto illegal_op;
4021 tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op1_offset);
4022 tcg_gen_addi_ptr(cpu_ptr1, cpu_env, op2_offset);
4023 ((void (*)(TCGv_ptr, TCGv_ptr))sse_op2)(cpu_ptr0, cpu_ptr1);
4024 break;
4025 case 0x70: /* pshufx insn */
4026 case 0xc6: /* pshufx insn */
4027 val = ldub_code(s->pc++);
4028 tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op1_offset);
4029 tcg_gen_addi_ptr(cpu_ptr1, cpu_env, op2_offset);
4030 ((void (*)(TCGv_ptr, TCGv_ptr, TCGv_i32))sse_op2)(cpu_ptr0, cpu_ptr1, tcg_const_i32(val));
4031 break;
4032 case 0xc2:
4033 /* compare insns */
4034 val = ldub_code(s->pc++);
4035 if (val >= 8)
4036 goto illegal_op;
4037 sse_op2 = sse_op_table4[val][b1];
4038 tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op1_offset);
4039 tcg_gen_addi_ptr(cpu_ptr1, cpu_env, op2_offset);
4040 ((void (*)(TCGv_ptr, TCGv_ptr))sse_op2)(cpu_ptr0, cpu_ptr1);
4041 break;
4042 case 0xf7:
4043 /* maskmov : we must prepare A0 */
4044 if (mod != 3)
4045 goto illegal_op;
4046 #ifdef TARGET_X86_64
4047 if (s->aflag == 2) {
4048 gen_op_movq_A0_reg(R_EDI);
4049 } else
4050 #endif
4051 {
4052 gen_op_movl_A0_reg(R_EDI);
4053 if (s->aflag == 0)
4054 gen_op_andl_A0_ffff();
4055 }
4056 gen_add_A0_ds_seg(s);
4057
4058 tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op1_offset);
4059 tcg_gen_addi_ptr(cpu_ptr1, cpu_env, op2_offset);
4060 ((void (*)(TCGv_ptr, TCGv_ptr, TCGv))sse_op2)(cpu_ptr0, cpu_ptr1, cpu_A0);
4061 break;
4062 default:
4063 tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op1_offset);
4064 tcg_gen_addi_ptr(cpu_ptr1, cpu_env, op2_offset);
4065 ((void (*)(TCGv_ptr, TCGv_ptr))sse_op2)(cpu_ptr0, cpu_ptr1);
4066 break;
4067 }
4068 if (b == 0x2e || b == 0x2f) {
4069 s->cc_op = CC_OP_EFLAGS;
4070 }
4071 }
4072 }
4073
4074 /* convert one instruction. s->is_jmp is set if the translation must
4075 be stopped. Return the next pc value */
4076 static target_ulong disas_insn(DisasContext *s, target_ulong pc_start)
4077 {
4078 int b, prefixes, aflag, dflag;
4079 int shift, ot;
4080 int modrm, reg, rm, mod, reg_addr, op, opreg, offset_addr, val;
4081 target_ulong next_eip, tval;
4082 int rex_w, rex_r;
4083
4084 if (unlikely(qemu_loglevel_mask(CPU_LOG_TB_OP)))
4085 tcg_gen_debug_insn_start(pc_start);
4086 s->pc = pc_start;
4087 prefixes = 0;
4088 aflag = s->code32;
4089 dflag = s->code32;
4090 s->override = -1;
4091 rex_w = -1;
4092 rex_r = 0;
4093 #ifdef TARGET_X86_64
4094 s->rex_x = 0;
4095 s->rex_b = 0;
4096 x86_64_hregs = 0;
4097 #endif
4098 s->rip_offset = 0; /* for relative ip address */
4099 next_byte:
4100 b = ldub_code(s->pc);
4101 s->pc++;
4102 /* check prefixes */
4103 #ifdef TARGET_X86_64
4104 if (CODE64(s)) {
4105 switch (b) {
4106 case 0xf3:
4107 prefixes |= PREFIX_REPZ;
4108 goto next_byte;
4109 case 0xf2:
4110 prefixes |= PREFIX_REPNZ;
4111 goto next_byte;
4112 case 0xf0:
4113 prefixes |= PREFIX_LOCK;
4114 goto next_byte;
4115 case 0x2e:
4116 s->override = R_CS;
4117 goto next_byte;
4118 case 0x36:
4119 s->override = R_SS;
4120 goto next_byte;
4121 case 0x3e:
4122 s->override = R_DS;
4123 goto next_byte;
4124 case 0x26:
4125 s->override = R_ES;
4126 goto next_byte;
4127 case 0x64:
4128 s->override = R_FS;
4129 goto next_byte;
4130 case 0x65:
4131 s->override = R_GS;
4132 goto next_byte;
4133 case 0x66:
4134 prefixes |= PREFIX_DATA;
4135 goto next_byte;
4136 case 0x67:
4137 prefixes |= PREFIX_ADR;
4138 goto next_byte;
4139 case 0x40 ... 0x4f:
4140 /* REX prefix */
4141 rex_w = (b >> 3) & 1;
4142 rex_r = (b & 0x4) << 1;
4143 s->rex_x = (b & 0x2) << 2;
4144 REX_B(s) = (b & 0x1) << 3;
4145 x86_64_hregs = 1; /* select uniform byte register addressing */
4146 goto next_byte;
4147 }
4148 if (rex_w == 1) {
4149 /* 0x66 is ignored if rex.w is set */
4150 dflag = 2;
4151 } else {
4152 if (prefixes & PREFIX_DATA)
4153 dflag ^= 1;
4154 }
4155 if (!(prefixes & PREFIX_ADR))
4156 aflag = 2;
4157 } else
4158 #endif
4159 {
4160 switch (b) {
4161 case 0xf3:
4162 prefixes |= PREFIX_REPZ;
4163 goto next_byte;
4164 case 0xf2:
4165 prefixes |= PREFIX_REPNZ;
4166 goto next_byte;
4167 case 0xf0:
4168 prefixes |= PREFIX_LOCK;
4169 goto next_byte;
4170 case 0x2e:
4171 s->override = R_CS;
4172 goto next_byte;
4173 case 0x36:
4174 s->override = R_SS;
4175 goto next_byte;
4176 case 0x3e:
4177 s->override = R_DS;
4178 goto next_byte;
4179 case 0x26:
4180 s->override = R_ES;
4181 goto next_byte;
4182 case 0x64:
4183 s->override = R_FS;
4184 goto next_byte;
4185 case 0x65:
4186 s->override = R_GS;
4187 goto next_byte;
4188 case 0x66:
4189 prefixes |= PREFIX_DATA;
4190 goto next_byte;
4191 case 0x67:
4192 prefixes |= PREFIX_ADR;
4193 goto next_byte;
4194 }
4195 if (prefixes & PREFIX_DATA)
4196 dflag ^= 1;
4197 if (prefixes & PREFIX_ADR)
4198 aflag ^= 1;
4199 }
4200
4201 s->prefix = prefixes;
4202 s->aflag = aflag;
4203 s->dflag = dflag;
4204
4205 /* lock generation */
4206 if (prefixes & PREFIX_LOCK)
4207 gen_helper_lock();
4208
4209 /* now check op code */
4210 reswitch:
4211 switch(b) {
4212 case 0x0f:
4213 /**************************/
4214 /* extended op code */
4215 b = ldub_code(s->pc++) | 0x100;
4216 goto reswitch;
4217
4218 /**************************/
4219 /* arith & logic */
4220 case 0x00 ... 0x05:
4221 case 0x08 ... 0x0d:
4222 case 0x10 ... 0x15:
4223 case 0x18 ... 0x1d:
4224 case 0x20 ... 0x25:
4225 case 0x28 ... 0x2d:
4226 case 0x30 ... 0x35:
4227 case 0x38 ... 0x3d:
4228 {
4229 int op, f, val;
4230 op = (b >> 3) & 7;
4231 f = (b >> 1) & 3;
4232
4233 if ((b & 1) == 0)
4234 ot = OT_BYTE;
4235 else
4236 ot = dflag + OT_WORD;
4237
4238 switch(f) {
4239 case 0: /* OP Ev, Gv */
4240 modrm = ldub_code(s->pc++);
4241 reg = ((modrm >> 3) & 7) | rex_r;
4242 mod = (modrm >> 6) & 3;
4243 rm = (modrm & 7) | REX_B(s);
4244 if (mod != 3) {
4245 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
4246 opreg = OR_TMP0;
4247 } else if (op == OP_XORL && rm == reg) {
4248 xor_zero:
4249 /* xor reg, reg optimisation */
4250 gen_op_movl_T0_0();
4251 s->cc_op = CC_OP_LOGICB + ot;
4252 gen_op_mov_reg_T0(ot, reg);
4253 gen_op_update1_cc();
4254 break;
4255 } else {
4256 opreg = rm;
4257 }
4258 gen_op_mov_TN_reg(ot, 1, reg);
4259 gen_op(s, op, ot, opreg);
4260 break;
4261 case 1: /* OP Gv, Ev */
4262 modrm = ldub_code(s->pc++);
4263 mod = (modrm >> 6) & 3;
4264 reg = ((modrm >> 3) & 7) | rex_r;
4265 rm = (modrm & 7) | REX_B(s);
4266 if (mod != 3) {
4267 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
4268 gen_op_ld_T1_A0(ot + s->mem_index);
4269 } else if (op == OP_XORL && rm == reg) {
4270 goto xor_zero;
4271 } else {
4272 gen_op_mov_TN_reg(ot, 1, rm);
4273 }
4274 gen_op(s, op, ot, reg);
4275 break;
4276 case 2: /* OP A, Iv */
4277 val = insn_get(s, ot);
4278 gen_op_movl_T1_im(val);
4279 gen_op(s, op, ot, OR_EAX);
4280 break;
4281 }
4282 }
4283 break;
4284
4285 case 0x82:
4286 if (CODE64(s))
4287 goto illegal_op;
4288 case 0x80: /* GRP1 */
4289 case 0x81:
4290 case 0x83:
4291 {
4292 int val;
4293
4294 if ((b & 1) == 0)
4295 ot = OT_BYTE;
4296 else
4297 ot = dflag + OT_WORD;
4298
4299 modrm = ldub_code(s->pc++);
4300 mod = (modrm >> 6) & 3;
4301 rm = (modrm & 7) | REX_B(s);
4302 op = (modrm >> 3) & 7;
4303
4304 if (mod != 3) {
4305 if (b == 0x83)
4306 s->rip_offset = 1;
4307 else
4308 s->rip_offset = insn_const_size(ot);
4309 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
4310 opreg = OR_TMP0;
4311 } else {
4312 opreg = rm;
4313 }
4314
4315 switch(b) {
4316 default:
4317 case 0x80:
4318 case 0x81:
4319 case 0x82:
4320 val = insn_get(s, ot);
4321 break;
4322 case 0x83:
4323 val = (int8_t)insn_get(s, OT_BYTE);
4324 break;
4325 }
4326 gen_op_movl_T1_im(val);
4327 gen_op(s, op, ot, opreg);
4328 }
4329 break;
4330
4331 /**************************/
4332 /* inc, dec, and other misc arith */
4333 case 0x40 ... 0x47: /* inc Gv */
4334 ot = dflag ? OT_LONG : OT_WORD;
4335 gen_inc(s, ot, OR_EAX + (b & 7), 1);
4336 break;
4337 case 0x48 ... 0x4f: /* dec Gv */
4338 ot = dflag ? OT_LONG : OT_WORD;
4339 gen_inc(s, ot, OR_EAX + (b & 7), -1);
4340 break;
4341 case 0xf6: /* GRP3 */
4342 case 0xf7:
4343 if ((b & 1) == 0)
4344 ot = OT_BYTE;
4345 else
4346 ot = dflag + OT_WORD;
4347
4348 modrm = ldub_code(s->pc++);
4349 mod = (modrm >> 6) & 3;
4350 rm = (modrm & 7) | REX_B(s);
4351 op = (modrm >> 3) & 7;
4352 if (mod != 3) {
4353 if (op == 0)
4354 s->rip_offset = insn_const_size(ot);
4355 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
4356 gen_op_ld_T0_A0(ot + s->mem_index);
4357 } else {
4358 gen_op_mov_TN_reg(ot, 0, rm);
4359 }
4360
4361 switch(op) {
4362 case 0: /* test */
4363 val = insn_get(s, ot);
4364 gen_op_movl_T1_im(val);
4365 gen_op_testl_T0_T1_cc();
4366 s->cc_op = CC_OP_LOGICB + ot;
4367 break;
4368 case 2: /* not */
4369 tcg_gen_not_tl(cpu_T[0], cpu_T[0]);
4370 if (mod != 3) {
4371 gen_op_st_T0_A0(ot + s->mem_index);
4372 } else {
4373 gen_op_mov_reg_T0(ot, rm);
4374 }
4375 break;
4376 case 3: /* neg */
4377 tcg_gen_neg_tl(cpu_T[0], cpu_T[0]);
4378 if (mod != 3) {
4379 gen_op_st_T0_A0(ot + s->mem_index);
4380 } else {
4381 gen_op_mov_reg_T0(ot, rm);
4382 }
4383 gen_op_update_neg_cc();
4384 s->cc_op = CC_OP_SUBB + ot;
4385 break;
4386 case 4: /* mul */
4387 switch(ot) {
4388 case OT_BYTE:
4389 gen_op_mov_TN_reg(OT_BYTE, 1, R_EAX);
4390 tcg_gen_ext8u_tl(cpu_T[0], cpu_T[0]);
4391 tcg_gen_ext8u_tl(cpu_T[1], cpu_T[1]);
4392 /* XXX: use 32 bit mul which could be faster */
4393 tcg_gen_mul_tl(cpu_T[0], cpu_T[0], cpu_T[1]);
4394 gen_op_mov_reg_T0(OT_WORD, R_EAX);
4395 tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
4396 tcg_gen_andi_tl(cpu_cc_src, cpu_T[0], 0xff00);
4397 s->cc_op = CC_OP_MULB;
4398 break;
4399 case OT_WORD:
4400 gen_op_mov_TN_reg(OT_WORD, 1, R_EAX);
4401 tcg_gen_ext16u_tl(cpu_T[0], cpu_T[0]);
4402 tcg_gen_ext16u_tl(cpu_T[1], cpu_T[1]);
4403 /* XXX: use 32 bit mul which could be faster */
4404 tcg_gen_mul_tl(cpu_T[0], cpu_T[0], cpu_T[1]);
4405 gen_op_mov_reg_T0(OT_WORD, R_EAX);
4406 tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
4407 tcg_gen_shri_tl(cpu_T[0], cpu_T[0], 16);
4408 gen_op_mov_reg_T0(OT_WORD, R_EDX);
4409 tcg_gen_mov_tl(cpu_cc_src, cpu_T[0]);
4410 s->cc_op = CC_OP_MULW;
4411 break;
4412 default:
4413 case OT_LONG:
4414 #ifdef TARGET_X86_64
4415 gen_op_mov_TN_reg(OT_LONG, 1, R_EAX);
4416 tcg_gen_ext32u_tl(cpu_T[0], cpu_T[0]);
4417 tcg_gen_ext32u_tl(cpu_T[1], cpu_T[1]);
4418 tcg_gen_mul_tl(cpu_T[0], cpu_T[0], cpu_T[1]);
4419 gen_op_mov_reg_T0(OT_LONG, R_EAX);
4420 tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
4421 tcg_gen_shri_tl(cpu_T[0], cpu_T[0], 32);
4422 gen_op_mov_reg_T0(OT_LONG, R_EDX);
4423 tcg_gen_mov_tl(cpu_cc_src, cpu_T[0]);
4424 #else
4425 {
4426 TCGv_i64 t0, t1;
4427 t0 = tcg_temp_new_i64();
4428 t1 = tcg_temp_new_i64();
4429 gen_op_mov_TN_reg(OT_LONG, 1, R_EAX);
4430 tcg_gen_extu_i32_i64(t0, cpu_T[0]);
4431 tcg_gen_extu_i32_i64(t1, cpu_T[1]);
4432 tcg_gen_mul_i64(t0, t0, t1);
4433 tcg_gen_trunc_i64_i32(cpu_T[0], t0);
4434 gen_op_mov_reg_T0(OT_LONG, R_EAX);
4435 tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
4436 tcg_gen_shri_i64(t0, t0, 32);
4437 tcg_gen_trunc_i64_i32(cpu_T[0], t0);
4438 gen_op_mov_reg_T0(OT_LONG, R_EDX);
4439 tcg_gen_mov_tl(cpu_cc_src, cpu_T[0]);
4440 }
4441 #endif
4442 s->cc_op = CC_OP_MULL;
4443 break;
4444 #ifdef TARGET_X86_64
4445 case OT_QUAD:
4446 gen_helper_mulq_EAX_T0(cpu_T[0]);
4447 s->cc_op = CC_OP_MULQ;
4448 break;
4449 #endif
4450 }
4451 break;
4452 case 5: /* imul */
4453 switch(ot) {
4454 case OT_BYTE:
4455 gen_op_mov_TN_reg(OT_BYTE, 1, R_EAX);
4456 tcg_gen_ext8s_tl(cpu_T[0], cpu_T[0]);
4457 tcg_gen_ext8s_tl(cpu_T[1], cpu_T[1]);
4458 /* XXX: use 32 bit mul which could be faster */
4459 tcg_gen_mul_tl(cpu_T[0], cpu_T[0], cpu_T[1]);
4460 gen_op_mov_reg_T0(OT_WORD, R_EAX);
4461 tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
4462 tcg_gen_ext8s_tl(cpu_tmp0, cpu_T[0]);
4463 tcg_gen_sub_tl(cpu_cc_src, cpu_T[0], cpu_tmp0);
4464 s->cc_op = CC_OP_MULB;
4465 break;
4466 case OT_WORD:
4467 gen_op_mov_TN_reg(OT_WORD, 1, R_EAX);
4468 tcg_gen_ext16s_tl(cpu_T[0], cpu_T[0]);
4469 tcg_gen_ext16s_tl(cpu_T[1], cpu_T[1]);
4470 /* XXX: use 32 bit mul which could be faster */
4471 tcg_gen_mul_tl(cpu_T[0], cpu_T[0], cpu_T[1]);
4472 gen_op_mov_reg_T0(OT_WORD, R_EAX);
4473 tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
4474 tcg_gen_ext16s_tl(cpu_tmp0, cpu_T[0]);
4475 tcg_gen_sub_tl(cpu_cc_src, cpu_T[0], cpu_tmp0);
4476 tcg_gen_shri_tl(cpu_T[0], cpu_T[0], 16);
4477 gen_op_mov_reg_T0(OT_WORD, R_EDX);
4478 s->cc_op = CC_OP_MULW;
4479 break;
4480 default:
4481 case OT_LONG:
4482 #ifdef TARGET_X86_64
4483 gen_op_mov_TN_reg(OT_LONG, 1, R_EAX);
4484 tcg_gen_ext32s_tl(cpu_T[0], cpu_T[0]);
4485 tcg_gen_ext32s_tl(cpu_T[1], cpu_T[1]);
4486 tcg_gen_mul_tl(cpu_T[0], cpu_T[0], cpu_T[1]);
4487 gen_op_mov_reg_T0(OT_LONG, R_EAX);
4488 tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
4489 tcg_gen_ext32s_tl(cpu_tmp0, cpu_T[0]);
4490 tcg_gen_sub_tl(cpu_cc_src, cpu_T[0], cpu_tmp0);
4491 tcg_gen_shri_tl(cpu_T[0], cpu_T[0], 32);
4492 gen_op_mov_reg_T0(OT_LONG, R_EDX);
4493 #else
4494 {
4495 TCGv_i64 t0, t1;
4496 t0 = tcg_temp_new_i64();
4497 t1 = tcg_temp_new_i64();
4498 gen_op_mov_TN_reg(OT_LONG, 1, R_EAX);
4499 tcg_gen_ext_i32_i64(t0, cpu_T[0]);
4500 tcg_gen_ext_i32_i64(t1, cpu_T[1]);
4501 tcg_gen_mul_i64(t0, t0, t1);
4502 tcg_gen_trunc_i64_i32(cpu_T[0], t0);
4503 gen_op_mov_reg_T0(OT_LONG, R_EAX);
4504 tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
4505 tcg_gen_sari_tl(cpu_tmp0, cpu_T[0], 31);
4506 tcg_gen_shri_i64(t0, t0, 32);
4507 tcg_gen_trunc_i64_i32(cpu_T[0], t0);
4508 gen_op_mov_reg_T0(OT_LONG, R_EDX);
4509 tcg_gen_sub_tl(cpu_cc_src, cpu_T[0], cpu_tmp0);
4510 }
4511 #endif
4512 s->cc_op = CC_OP_MULL;
4513 break;
4514 #ifdef TARGET_X86_64
4515 case OT_QUAD:
4516 gen_helper_imulq_EAX_T0(cpu_T[0]);
4517 s->cc_op = CC_OP_MULQ;
4518 break;
4519 #endif
4520 }
4521 break;
4522 case 6: /* div */
4523 switch(ot) {
4524 case OT_BYTE:
4525 gen_jmp_im(pc_start - s->cs_base);
4526 gen_helper_divb_AL(cpu_T[0]);
4527 break;
4528 case OT_WORD:
4529 gen_jmp_im(pc_start - s->cs_base);
4530 gen_helper_divw_AX(cpu_T[0]);
4531 break;
4532 default:
4533 case OT_LONG:
4534 gen_jmp_im(pc_start - s->cs_base);
4535 gen_helper_divl_EAX(cpu_T[0]);
4536 break;
4537 #ifdef TARGET_X86_64
4538 case OT_QUAD:
4539 gen_jmp_im(pc_start - s->cs_base);
4540 gen_helper_divq_EAX(cpu_T[0]);
4541 break;
4542 #endif
4543 }
4544 break;
4545 case 7: /* idiv */
4546 switch(ot) {
4547 case OT_BYTE:
4548 gen_jmp_im(pc_start - s->cs_base);
4549 gen_helper_idivb_AL(cpu_T[0]);
4550 break;
4551 case OT_WORD:
4552 gen_jmp_im(pc_start - s->cs_base);
4553 gen_helper_idivw_AX(cpu_T[0]);
4554 break;
4555 default:
4556 case OT_LONG:
4557 gen_jmp_im(pc_start - s->cs_base);
4558 gen_helper_idivl_EAX(cpu_T[0]);
4559 break;
4560 #ifdef TARGET_X86_64
4561 case OT_QUAD:
4562 gen_jmp_im(pc_start - s->cs_base);
4563 gen_helper_idivq_EAX(cpu_T[0]);
4564 break;
4565 #endif
4566 }
4567 break;
4568 default:
4569 goto illegal_op;
4570 }
4571 break;
4572
4573 case 0xfe: /* GRP4 */
4574 case 0xff: /* GRP5 */
4575 if ((b & 1) == 0)
4576 ot = OT_BYTE;
4577 else
4578 ot = dflag + OT_WORD;
4579
4580 modrm = ldub_code(s->pc++);
4581 mod = (modrm >> 6) & 3;
4582 rm = (modrm & 7) | REX_B(s);
4583 op = (modrm >> 3) & 7;
4584 if (op >= 2 && b == 0xfe) {
4585 goto illegal_op;
4586 }
4587 if (CODE64(s)) {
4588 if (op == 2 || op == 4) {
4589 /* operand size for jumps is 64 bit */
4590 ot = OT_QUAD;
4591 } else if (op == 3 || op == 5) {
4592 /* for call calls, the operand is 16 or 32 bit, even
4593 in long mode */
4594 ot = dflag ? OT_LONG : OT_WORD;
4595 } else if (op == 6) {
4596 /* default push size is 64 bit */
4597 ot = dflag ? OT_QUAD : OT_WORD;
4598 }
4599 }
4600 if (mod != 3) {
4601 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
4602 if (op >= 2 && op != 3 && op != 5)
4603 gen_op_ld_T0_A0(ot + s->mem_index);
4604 } else {
4605 gen_op_mov_TN_reg(ot, 0, rm);
4606 }
4607
4608 switch(op) {
4609 case 0: /* inc Ev */
4610 if (mod != 3)
4611 opreg = OR_TMP0;
4612 else
4613 opreg = rm;
4614 gen_inc(s, ot, opreg, 1);
4615 break;
4616 case 1: /* dec Ev */
4617 if (mod != 3)
4618 opreg = OR_TMP0;
4619 else
4620 opreg = rm;
4621 gen_inc(s, ot, opreg, -1);
4622 break;
4623 case 2: /* call Ev */
4624 /* XXX: optimize if memory (no 'and' is necessary) */
4625 if (s->dflag == 0)
4626 gen_op_andl_T0_ffff();
4627 next_eip = s->pc - s->cs_base;
4628 gen_movtl_T1_im(next_eip);
4629 gen_push_T1(s);
4630 gen_op_jmp_T0();
4631 gen_eob(s);
4632 break;
4633 case 3: /* lcall Ev */
4634 gen_op_ld_T1_A0(ot + s->mem_index);
4635 gen_add_A0_im(s, 1 << (ot - OT_WORD + 1));
4636 gen_op_ldu_T0_A0(OT_WORD + s->mem_index);
4637 do_lcall:
4638 if (s->pe && !s->vm86) {
4639 if (s->cc_op != CC_OP_DYNAMIC)
4640 gen_op_set_cc_op(s->cc_op);
4641 gen_jmp_im(pc_start - s->cs_base);
4642 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
4643 gen_helper_lcall_protected(cpu_tmp2_i32, cpu_T[1],
4644 tcg_const_i32(dflag),
4645 tcg_const_i32(s->pc - pc_start));
4646 } else {
4647 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
4648 gen_helper_lcall_real(cpu_tmp2_i32, cpu_T[1],
4649 tcg_const_i32(dflag),
4650 tcg_const_i32(s->pc - s->cs_base));
4651 }
4652 gen_eob(s);
4653 break;
4654 case 4: /* jmp Ev */
4655 if (s->dflag == 0)
4656 gen_op_andl_T0_ffff();
4657 gen_op_jmp_T0();
4658 gen_eob(s);
4659 break;
4660 case 5: /* ljmp Ev */
4661 gen_op_ld_T1_A0(ot + s->mem_index);
4662 gen_add_A0_im(s, 1 << (ot - OT_WORD + 1));
4663 gen_op_ldu_T0_A0(OT_WORD + s->mem_index);
4664 do_ljmp:
4665 if (s->pe && !s->vm86) {
4666 if (s->cc_op != CC_OP_DYNAMIC)
4667 gen_op_set_cc_op(s->cc_op);
4668 gen_jmp_im(pc_start - s->cs_base);
4669 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
4670 gen_helper_ljmp_protected(cpu_tmp2_i32, cpu_T[1],
4671 tcg_const_i32(s->pc - pc_start));
4672 } else {
4673 gen_op_movl_seg_T0_vm(R_CS);
4674 gen_op_movl_T0_T1();
4675 gen_op_jmp_T0();
4676 }
4677 gen_eob(s);
4678 break;
4679 case 6: /* push Ev */
4680 gen_push_T0(s);
4681 break;
4682 default:
4683 goto illegal_op;
4684 }
4685 break;
4686
4687 case 0x84: /* test Ev, Gv */
4688 case 0x85:
4689 if ((b & 1) == 0)
4690 ot = OT_BYTE;
4691 else
4692 ot = dflag + OT_WORD;
4693
4694 modrm = ldub_code(s->pc++);
4695 mod = (modrm >> 6) & 3;
4696 rm = (modrm & 7) | REX_B(s);
4697 reg = ((modrm >> 3) & 7) | rex_r;
4698
4699 gen_ldst_modrm(s, modrm, ot, OR_TMP0, 0);
4700 gen_op_mov_TN_reg(ot, 1, reg);
4701 gen_op_testl_T0_T1_cc();
4702 s->cc_op = CC_OP_LOGICB + ot;
4703 break;
4704
4705 case 0xa8: /* test eAX, Iv */
4706 case 0xa9:
4707 if ((b & 1) == 0)
4708 ot = OT_BYTE;
4709 else
4710 ot = dflag + OT_WORD;
4711 val = insn_get(s, ot);
4712
4713 gen_op_mov_TN_reg(ot, 0, OR_EAX);
4714 gen_op_movl_T1_im(val);
4715 gen_op_testl_T0_T1_cc();
4716 s->cc_op = CC_OP_LOGICB + ot;
4717 break;
4718
4719 case 0x98: /* CWDE/CBW */
4720 #ifdef TARGET_X86_64
4721 if (dflag == 2) {
4722 gen_op_mov_TN_reg(OT_LONG, 0, R_EAX);
4723 tcg_gen_ext32s_tl(cpu_T[0], cpu_T[0]);
4724 gen_op_mov_reg_T0(OT_QUAD, R_EAX);
4725 } else
4726 #endif
4727 if (dflag == 1) {
4728 gen_op_mov_TN_reg(OT_WORD, 0, R_EAX);
4729 tcg_gen_ext16s_tl(cpu_T[0], cpu_T[0]);
4730 gen_op_mov_reg_T0(OT_LONG, R_EAX);
4731 } else {
4732 gen_op_mov_TN_reg(OT_BYTE, 0, R_EAX);
4733 tcg_gen_ext8s_tl(cpu_T[0], cpu_T[0]);
4734 gen_op_mov_reg_T0(OT_WORD, R_EAX);
4735 }
4736 break;
4737 case 0x99: /* CDQ/CWD */
4738 #ifdef TARGET_X86_64
4739 if (dflag == 2) {
4740 gen_op_mov_TN_reg(OT_QUAD, 0, R_EAX);
4741 tcg_gen_sari_tl(cpu_T[0], cpu_T[0], 63);
4742 gen_op_mov_reg_T0(OT_QUAD, R_EDX);
4743 } else
4744 #endif
4745 if (dflag == 1) {
4746 gen_op_mov_TN_reg(OT_LONG, 0, R_EAX);
4747 tcg_gen_ext32s_tl(cpu_T[0], cpu_T[0]);
4748 tcg_gen_sari_tl(cpu_T[0], cpu_T[0], 31);
4749 gen_op_mov_reg_T0(OT_LONG, R_EDX);
4750 } else {
4751 gen_op_mov_TN_reg(OT_WORD, 0, R_EAX);
4752 tcg_gen_ext16s_tl(cpu_T[0], cpu_T[0]);
4753 tcg_gen_sari_tl(cpu_T[0], cpu_T[0], 15);
4754 gen_op_mov_reg_T0(OT_WORD, R_EDX);
4755 }
4756 break;
4757 case 0x1af: /* imul Gv, Ev */
4758 case 0x69: /* imul Gv, Ev, I */
4759 case 0x6b:
4760 ot = dflag + OT_WORD;
4761 modrm = ldub_code(s->pc++);
4762 reg = ((modrm >> 3) & 7) | rex_r;
4763 if (b == 0x69)
4764 s->rip_offset = insn_const_size(ot);
4765 else if (b == 0x6b)
4766 s->rip_offset = 1;
4767 gen_ldst_modrm(s, modrm, ot, OR_TMP0, 0);
4768 if (b == 0x69) {
4769 val = insn_get(s, ot);
4770 gen_op_movl_T1_im(val);
4771 } else if (b == 0x6b) {
4772 val = (int8_t)insn_get(s, OT_BYTE);
4773 gen_op_movl_T1_im(val);
4774 } else {
4775 gen_op_mov_TN_reg(ot, 1, reg);
4776 }
4777
4778 #ifdef TARGET_X86_64
4779 if (ot == OT_QUAD) {
4780 gen_helper_imulq_T0_T1(cpu_T[0], cpu_T[0], cpu_T[1]);
4781 } else
4782 #endif
4783 if (ot == OT_LONG) {
4784 #ifdef TARGET_X86_64
4785 tcg_gen_ext32s_tl(cpu_T[0], cpu_T[0]);
4786 tcg_gen_ext32s_tl(cpu_T[1], cpu_T[1]);
4787 tcg_gen_mul_tl(cpu_T[0], cpu_T[0], cpu_T[1]);
4788 tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
4789 tcg_gen_ext32s_tl(cpu_tmp0, cpu_T[0]);
4790 tcg_gen_sub_tl(cpu_cc_src, cpu_T[0], cpu_tmp0);
4791 #else
4792 {
4793 TCGv_i64 t0, t1;
4794 t0 = tcg_temp_new_i64();
4795 t1 = tcg_temp_new_i64();
4796 tcg_gen_ext_i32_i64(t0, cpu_T[0]);
4797 tcg_gen_ext_i32_i64(t1, cpu_T[1]);
4798 tcg_gen_mul_i64(t0, t0, t1);
4799 tcg_gen_trunc_i64_i32(cpu_T[0], t0);
4800 tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
4801 tcg_gen_sari_tl(cpu_tmp0, cpu_T[0], 31);
4802 tcg_gen_shri_i64(t0, t0, 32);
4803 tcg_gen_trunc_i64_i32(cpu_T[1], t0);
4804 tcg_gen_sub_tl(cpu_cc_src, cpu_T[1], cpu_tmp0);
4805 }
4806 #endif
4807 } else {
4808 tcg_gen_ext16s_tl(cpu_T[0], cpu_T[0]);
4809 tcg_gen_ext16s_tl(cpu_T[1], cpu_T[1]);
4810 /* XXX: use 32 bit mul which could be faster */
4811 tcg_gen_mul_tl(cpu_T[0], cpu_T[0], cpu_T[1]);
4812 tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
4813 tcg_gen_ext16s_tl(cpu_tmp0, cpu_T[0]);
4814 tcg_gen_sub_tl(cpu_cc_src, cpu_T[0], cpu_tmp0);
4815 }
4816 gen_op_mov_reg_T0(ot, reg);
4817 s->cc_op = CC_OP_MULB + ot;
4818 break;
4819 case 0x1c0:
4820 case 0x1c1: /* xadd Ev, Gv */
4821 if ((b & 1) == 0)
4822 ot = OT_BYTE;
4823 else
4824 ot = dflag + OT_WORD;
4825 modrm = ldub_code(s->pc++);
4826 reg = ((modrm >> 3) & 7) | rex_r;
4827 mod = (modrm >> 6) & 3;
4828 if (mod == 3) {
4829 rm = (modrm & 7) | REX_B(s);
4830 gen_op_mov_TN_reg(ot, 0, reg);
4831 gen_op_mov_TN_reg(ot, 1, rm);
4832 gen_op_addl_T0_T1();
4833 gen_op_mov_reg_T1(ot, reg);
4834 gen_op_mov_reg_T0(ot, rm);
4835 } else {
4836 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
4837 gen_op_mov_TN_reg(ot, 0, reg);
4838 gen_op_ld_T1_A0(ot + s->mem_index);
4839 gen_op_addl_T0_T1();
4840 gen_op_st_T0_A0(ot + s->mem_index);
4841 gen_op_mov_reg_T1(ot, reg);
4842 }
4843 gen_op_update2_cc();
4844 s->cc_op = CC_OP_ADDB + ot;
4845 break;
4846 case 0x1b0:
4847 case 0x1b1: /* cmpxchg Ev, Gv */
4848 {
4849 int label1, label2;
4850 TCGv t0, t1, t2, a0;
4851
4852 if ((b & 1) == 0)
4853 ot = OT_BYTE;
4854 else
4855 ot = dflag + OT_WORD;
4856 modrm = ldub_code(s->pc++);
4857 reg = ((modrm >> 3) & 7) | rex_r;
4858 mod = (modrm >> 6) & 3;
4859 t0 = tcg_temp_local_new();
4860 t1 = tcg_temp_local_new();
4861 t2 = tcg_temp_local_new();
4862 a0 = tcg_temp_local_new();
4863 gen_op_mov_v_reg(ot, t1, reg);
4864 if (mod == 3) {
4865 rm = (modrm & 7) | REX_B(s);
4866 gen_op_mov_v_reg(ot, t0, rm);
4867 } else {
4868 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
4869 tcg_gen_mov_tl(a0, cpu_A0);
4870 gen_op_ld_v(ot + s->mem_index, t0, a0);
4871 rm = 0; /* avoid warning */
4872 }
4873 label1 = gen_new_label();
4874 tcg_gen_sub_tl(t2, cpu_regs[R_EAX], t0);
4875 gen_extu(ot, t2);
4876 tcg_gen_brcondi_tl(TCG_COND_EQ, t2, 0, label1);
4877 if (mod == 3) {
4878 label2 = gen_new_label();
4879 gen_op_mov_reg_v(ot, R_EAX, t0);
4880 tcg_gen_br(label2);
4881 gen_set_label(label1);
4882 gen_op_mov_reg_v(ot, rm, t1);
4883 gen_set_label(label2);
4884 } else {
4885 tcg_gen_mov_tl(t1, t0);
4886 gen_op_mov_reg_v(ot, R_EAX, t0);
4887 gen_set_label(label1);
4888 /* always store */
4889 gen_op_st_v(ot + s->mem_index, t1, a0);
4890 }
4891 tcg_gen_mov_tl(cpu_cc_src, t0);
4892 tcg_gen_mov_tl(cpu_cc_dst, t2);
4893 s->cc_op = CC_OP_SUBB + ot;
4894 tcg_temp_free(t0);
4895 tcg_temp_free(t1);
4896 tcg_temp_free(t2);
4897 tcg_temp_free(a0);
4898 }
4899 break;
4900 case 0x1c7: /* cmpxchg8b */
4901 modrm = ldub_code(s->pc++);
4902 mod = (modrm >> 6) & 3;
4903 if ((mod == 3) || ((modrm & 0x38) != 0x8))
4904 goto illegal_op;
4905 #ifdef TARGET_X86_64
4906 if (dflag == 2) {
4907 if (!(s->cpuid_ext_features & CPUID_EXT_CX16))
4908 goto illegal_op;
4909 gen_jmp_im(pc_start - s->cs_base);
4910 if (s->cc_op != CC_OP_DYNAMIC)
4911 gen_op_set_cc_op(s->cc_op);
4912 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
4913 gen_helper_cmpxchg16b(cpu_A0);
4914 } else
4915 #endif
4916 {
4917 if (!(s->cpuid_features & CPUID_CX8))
4918 goto illegal_op;
4919 gen_jmp_im(pc_start - s->cs_base);
4920 if (s->cc_op != CC_OP_DYNAMIC)
4921 gen_op_set_cc_op(s->cc_op);
4922 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
4923 gen_helper_cmpxchg8b(cpu_A0);
4924 }
4925 s->cc_op = CC_OP_EFLAGS;
4926 break;
4927
4928 /**************************/
4929 /* push/pop */
4930 case 0x50 ... 0x57: /* push */
4931 gen_op_mov_TN_reg(OT_LONG, 0, (b & 7) | REX_B(s));
4932 gen_push_T0(s);
4933 break;
4934 case 0x58 ... 0x5f: /* pop */
4935 if (CODE64(s)) {
4936 ot = dflag ? OT_QUAD : OT_WORD;
4937 } else {
4938 ot = dflag + OT_WORD;
4939 }
4940 gen_pop_T0(s);
4941 /* NOTE: order is important for pop %sp */
4942 gen_pop_update(s);
4943 gen_op_mov_reg_T0(ot, (b & 7) | REX_B(s));
4944 break;
4945 case 0x60: /* pusha */
4946 if (CODE64(s))
4947 goto illegal_op;
4948 gen_pusha(s);
4949 break;
4950 case 0x61: /* popa */
4951 if (CODE64(s))
4952 goto illegal_op;
4953 gen_popa(s);
4954 break;
4955 case 0x68: /* push Iv */
4956 case 0x6a:
4957 if (CODE64(s)) {
4958 ot = dflag ? OT_QUAD : OT_WORD;
4959 } else {
4960 ot = dflag + OT_WORD;
4961 }
4962 if (b == 0x68)
4963 val = insn_get(s, ot);
4964 else
4965 val = (int8_t)insn_get(s, OT_BYTE);
4966 gen_op_movl_T0_im(val);
4967 gen_push_T0(s);
4968 break;
4969 case 0x8f: /* pop Ev */
4970 if (CODE64(s)) {
4971 ot = dflag ? OT_QUAD : OT_WORD;
4972 } else {
4973 ot = dflag + OT_WORD;
4974 }
4975 modrm = ldub_code(s->pc++);
4976 mod = (modrm >> 6) & 3;
4977 gen_pop_T0(s);
4978 if (mod == 3) {
4979 /* NOTE: order is important for pop %sp */
4980 gen_pop_update(s);
4981 rm = (modrm & 7) | REX_B(s);
4982 gen_op_mov_reg_T0(ot, rm);
4983 } else {
4984 /* NOTE: order is important too for MMU exceptions */
4985 s->popl_esp_hack = 1 << ot;
4986 gen_ldst_modrm(s, modrm, ot, OR_TMP0, 1);
4987 s->popl_esp_hack = 0;
4988 gen_pop_update(s);
4989 }
4990 break;
4991 case 0xc8: /* enter */
4992 {
4993 int level;
4994 val = lduw_code(s->pc);
4995 s->pc += 2;
4996 level = ldub_code(s->pc++);
4997 gen_enter(s, val, level);
4998 }
4999 break;
5000 case 0xc9: /* leave */
5001 /* XXX: exception not precise (ESP is updated before potential exception) */
5002 if (CODE64(s)) {
5003 gen_op_mov_TN_reg(OT_QUAD, 0, R_EBP);
5004 gen_op_mov_reg_T0(OT_QUAD, R_ESP);
5005 } else if (s->ss32) {
5006 gen_op_mov_TN_reg(OT_LONG, 0, R_EBP);
5007 gen_op_mov_reg_T0(OT_LONG, R_ESP);
5008 } else {
5009 gen_op_mov_TN_reg(OT_WORD, 0, R_EBP);
5010 gen_op_mov_reg_T0(OT_WORD, R_ESP);
5011 }
5012 gen_pop_T0(s);
5013 if (CODE64(s)) {
5014 ot = dflag ? OT_QUAD : OT_WORD;
5015 } else {
5016 ot = dflag + OT_WORD;
5017 }
5018 gen_op_mov_reg_T0(ot, R_EBP);
5019 gen_pop_update(s);
5020 break;
5021 case 0x06: /* push es */
5022 case 0x0e: /* push cs */
5023 case 0x16: /* push ss */
5024 case 0x1e: /* push ds */
5025 if (CODE64(s))
5026 goto illegal_op;
5027 gen_op_movl_T0_seg(b >> 3);
5028 gen_push_T0(s);
5029 break;
5030 case 0x1a0: /* push fs */
5031 case 0x1a8: /* push gs */
5032 gen_op_movl_T0_seg((b >> 3) & 7);
5033 gen_push_T0(s);
5034 break;
5035 case 0x07: /* pop es */
5036 case 0x17: /* pop ss */
5037 case 0x1f: /* pop ds */
5038 if (CODE64(s))
5039 goto illegal_op;
5040 reg = b >> 3;
5041 gen_pop_T0(s);
5042 gen_movl_seg_T0(s, reg, pc_start - s->cs_base);
5043 gen_pop_update(s);
5044 if (reg == R_SS) {
5045 /* if reg == SS, inhibit interrupts/trace. */
5046 /* If several instructions disable interrupts, only the
5047 _first_ does it */
5048 if (!(s->tb->flags & HF_INHIBIT_IRQ_MASK))
5049 gen_helper_set_inhibit_irq();
5050 s->tf = 0;
5051 }
5052 if (s->is_jmp) {
5053 gen_jmp_im(s->pc - s->cs_base);
5054 gen_eob(s);
5055 }
5056 break;
5057 case 0x1a1: /* pop fs */
5058 case 0x1a9: /* pop gs */
5059 gen_pop_T0(s);
5060 gen_movl_seg_T0(s, (b >> 3) & 7, pc_start - s->cs_base);
5061 gen_pop_update(s);
5062 if (s->is_jmp) {
5063 gen_jmp_im(s->pc - s->cs_base);
5064 gen_eob(s);
5065 }
5066 break;
5067
5068 /**************************/
5069 /* mov */
5070 case 0x88:
5071 case 0x89: /* mov Gv, Ev */
5072 if ((b & 1) == 0)
5073 ot = OT_BYTE;
5074 else
5075 ot = dflag + OT_WORD;
5076 modrm = ldub_code(s->pc++);
5077 reg = ((modrm >> 3) & 7) | rex_r;
5078
5079 /* generate a generic store */
5080 gen_ldst_modrm(s, modrm, ot, reg, 1);
5081 break;
5082 case 0xc6:
5083 case 0xc7: /* mov Ev, Iv */
5084 if ((b & 1) == 0)
5085 ot = OT_BYTE;
5086 else
5087 ot = dflag + OT_WORD;
5088 modrm = ldub_code(s->pc++);
5089 mod = (modrm >> 6) & 3;
5090 if (mod != 3) {
5091 s->rip_offset = insn_const_size(ot);
5092 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
5093 }
5094 val = insn_get(s, ot);
5095 gen_op_movl_T0_im(val);
5096 if (mod != 3)
5097 gen_op_st_T0_A0(ot + s->mem_index);
5098 else
5099 gen_op_mov_reg_T0(ot, (modrm & 7) | REX_B(s));
5100 break;
5101 case 0x8a:
5102 case 0x8b: /* mov Ev, Gv */
5103 if ((b & 1) == 0)
5104 ot = OT_BYTE;
5105 else
5106 ot = OT_WORD + dflag;
5107 modrm = ldub_code(s->pc++);
5108 reg = ((modrm >> 3) & 7) | rex_r;
5109
5110 gen_ldst_modrm(s, modrm, ot, OR_TMP0, 0);
5111 gen_op_mov_reg_T0(ot, reg);
5112 break;
5113 case 0x8e: /* mov seg, Gv */
5114 modrm = ldub_code(s->pc++);
5115 reg = (modrm >> 3) & 7;
5116 if (reg >= 6 || reg == R_CS)
5117 goto illegal_op;
5118 gen_ldst_modrm(s, modrm, OT_WORD, OR_TMP0, 0);
5119 gen_movl_seg_T0(s, reg, pc_start - s->cs_base);
5120 if (reg == R_SS) {
5121 /* if reg == SS, inhibit interrupts/trace */
5122 /* If several instructions disable interrupts, only the
5123 _first_ does it */
5124 if (!(s->tb->flags & HF_INHIBIT_IRQ_MASK))
5125 gen_helper_set_inhibit_irq();
5126 s->tf = 0;
5127 }
5128 if (s->is_jmp) {
5129 gen_jmp_im(s->pc - s->cs_base);
5130 gen_eob(s);
5131 }
5132 break;
5133 case 0x8c: /* mov Gv, seg */
5134 modrm = ldub_code(s->pc++);
5135 reg = (modrm >> 3) & 7;
5136 mod = (modrm >> 6) & 3;
5137 if (reg >= 6)
5138 goto illegal_op;
5139 gen_op_movl_T0_seg(reg);
5140 if (mod == 3)
5141 ot = OT_WORD + dflag;
5142 else
5143 ot = OT_WORD;
5144 gen_ldst_modrm(s, modrm, ot, OR_TMP0, 1);
5145 break;
5146
5147 case 0x1b6: /* movzbS Gv, Eb */
5148 case 0x1b7: /* movzwS Gv, Eb */
5149 case 0x1be: /* movsbS Gv, Eb */
5150 case 0x1bf: /* movswS Gv, Eb */
5151 {
5152 int d_ot;
5153 /* d_ot is the size of destination */
5154 d_ot = dflag + OT_WORD;
5155 /* ot is the size of source */
5156 ot = (b & 1) + OT_BYTE;
5157 modrm = ldub_code(s->pc++);
5158 reg = ((modrm >> 3) & 7) | rex_r;
5159 mod = (modrm >> 6) & 3;
5160 rm = (modrm & 7) | REX_B(s);
5161
5162 if (mod == 3) {
5163 gen_op_mov_TN_reg(ot, 0, rm);
5164 switch(ot | (b & 8)) {
5165 case OT_BYTE:
5166 tcg_gen_ext8u_tl(cpu_T[0], cpu_T[0]);
5167 break;
5168 case OT_BYTE | 8:
5169 tcg_gen_ext8s_tl(cpu_T[0], cpu_T[0]);
5170 break;
5171 case OT_WORD:
5172 tcg_gen_ext16u_tl(cpu_T[0], cpu_T[0]);
5173 break;
5174 default:
5175 case OT_WORD | 8:
5176 tcg_gen_ext16s_tl(cpu_T[0], cpu_T[0]);
5177 break;
5178 }
5179 gen_op_mov_reg_T0(d_ot, reg);
5180 } else {
5181 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
5182 if (b & 8) {
5183 gen_op_lds_T0_A0(ot + s->mem_index);
5184 } else {
5185 gen_op_ldu_T0_A0(ot + s->mem_index);
5186 }
5187 gen_op_mov_reg_T0(d_ot, reg);
5188 }
5189 }
5190 break;
5191
5192 case 0x8d: /* lea */
5193 ot = dflag + OT_WORD;
5194 modrm = ldub_code(s->pc++);
5195 mod = (modrm >> 6) & 3;
5196 if (mod == 3)
5197 goto illegal_op;
5198 reg = ((modrm >> 3) & 7) | rex_r;
5199 /* we must ensure that no segment is added */
5200 s->override = -1;
5201 val = s->addseg;
5202 s->addseg = 0;
5203 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
5204 s->addseg = val;
5205 gen_op_mov_reg_A0(ot - OT_WORD, reg);
5206 break;
5207
5208 case 0xa0: /* mov EAX, Ov */
5209 case 0xa1:
5210 case 0xa2: /* mov Ov, EAX */
5211 case 0xa3:
5212 {
5213 target_ulong offset_addr;
5214
5215 if ((b & 1) == 0)
5216 ot = OT_BYTE;
5217 else
5218 ot = dflag + OT_WORD;
5219 #ifdef TARGET_X86_64
5220 if (s->aflag == 2) {
5221 offset_addr = ldq_code(s->pc);
5222 s->pc += 8;
5223 gen_op_movq_A0_im(offset_addr);
5224 } else
5225 #endif
5226 {
5227 if (s->aflag) {
5228 offset_addr = insn_get(s, OT_LONG);
5229 } else {
5230 offset_addr = insn_get(s, OT_WORD);
5231 }
5232 gen_op_movl_A0_im(offset_addr);
5233 }
5234 gen_add_A0_ds_seg(s);
5235 if ((b & 2) == 0) {
5236 gen_op_ld_T0_A0(ot + s->mem_index);
5237 gen_op_mov_reg_T0(ot, R_EAX);
5238 } else {
5239 gen_op_mov_TN_reg(ot, 0, R_EAX);
5240 gen_op_st_T0_A0(ot + s->mem_index);
5241 }
5242 }
5243 break;
5244 case 0xd7: /* xlat */
5245 #ifdef TARGET_X86_64
5246 if (s->aflag == 2) {
5247 gen_op_movq_A0_reg(R_EBX);
5248 gen_op_mov_TN_reg(OT_QUAD, 0, R_EAX);
5249 tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 0xff);
5250 tcg_gen_add_tl(cpu_A0, cpu_A0, cpu_T[0]);
5251 } else
5252 #endif
5253 {
5254 gen_op_movl_A0_reg(R_EBX);
5255 gen_op_mov_TN_reg(OT_LONG, 0, R_EAX);
5256 tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 0xff);
5257 tcg_gen_add_tl(cpu_A0, cpu_A0, cpu_T[0]);
5258 if (s->aflag == 0)
5259 gen_op_andl_A0_ffff();
5260 else
5261 tcg_gen_andi_tl(cpu_A0, cpu_A0, 0xffffffff);
5262 }
5263 gen_add_A0_ds_seg(s);
5264 gen_op_ldu_T0_A0(OT_BYTE + s->mem_index);
5265 gen_op_mov_reg_T0(OT_BYTE, R_EAX);
5266 break;
5267 case 0xb0 ... 0xb7: /* mov R, Ib */
5268 val = insn_get(s, OT_BYTE);
5269 gen_op_movl_T0_im(val);
5270 gen_op_mov_reg_T0(OT_BYTE, (b & 7) | REX_B(s));
5271 break;
5272 case 0xb8 ... 0xbf: /* mov R, Iv */
5273 #ifdef TARGET_X86_64
5274 if (dflag == 2) {
5275 uint64_t tmp;
5276 /* 64 bit case */
5277 tmp = ldq_code(s->pc);
5278 s->pc += 8;
5279 reg = (b & 7) | REX_B(s);
5280 gen_movtl_T0_im(tmp);
5281 gen_op_mov_reg_T0(OT_QUAD, reg);
5282 } else
5283 #endif
5284 {
5285 ot = dflag ? OT_LONG : OT_WORD;
5286 val = insn_get(s, ot);
5287 reg = (b & 7) | REX_B(s);
5288 gen_op_movl_T0_im(val);
5289 gen_op_mov_reg_T0(ot, reg);
5290 }
5291 break;
5292
5293 case 0x91 ... 0x97: /* xchg R, EAX */
5294 ot = dflag + OT_WORD;
5295 reg = (b & 7) | REX_B(s);
5296 rm = R_EAX;
5297 goto do_xchg_reg;
5298 case 0x86:
5299 case 0x87: /* xchg Ev, Gv */
5300 if ((b & 1) == 0)
5301 ot = OT_BYTE;
5302 else
5303 ot = dflag + OT_WORD;
5304 modrm = ldub_code(s->pc++);
5305 reg = ((modrm >> 3) & 7) | rex_r;
5306 mod = (modrm >> 6) & 3;
5307 if (mod == 3) {
5308 rm = (modrm & 7) | REX_B(s);
5309 do_xchg_reg:
5310 gen_op_mov_TN_reg(ot, 0, reg);
5311 gen_op_mov_TN_reg(ot, 1, rm);
5312 gen_op_mov_reg_T0(ot, rm);
5313 gen_op_mov_reg_T1(ot, reg);
5314 } else {
5315 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
5316 gen_op_mov_TN_reg(ot, 0, reg);
5317 /* for xchg, lock is implicit */
5318 if (!(prefixes & PREFIX_LOCK))
5319 gen_helper_lock();
5320 gen_op_ld_T1_A0(ot + s->mem_index);
5321 gen_op_st_T0_A0(ot + s->mem_index);
5322 if (!(prefixes & PREFIX_LOCK))
5323 gen_helper_unlock();
5324 gen_op_mov_reg_T1(ot, reg);
5325 }
5326 break;
5327 case 0xc4: /* les Gv */
5328 if (CODE64(s))
5329 goto illegal_op;
5330 op = R_ES;
5331 goto do_lxx;
5332 case 0xc5: /* lds Gv */
5333 if (CODE64(s))
5334 goto illegal_op;
5335 op = R_DS;
5336 goto do_lxx;
5337 case 0x1b2: /* lss Gv */
5338 op = R_SS;
5339 goto do_lxx;
5340 case 0x1b4: /* lfs Gv */
5341 op = R_FS;
5342 goto do_lxx;
5343 case 0x1b5: /* lgs Gv */
5344 op = R_GS;
5345 do_lxx:
5346 ot = dflag ? OT_LONG : OT_WORD;
5347 modrm = ldub_code(s->pc++);
5348 reg = ((modrm >> 3) & 7) | rex_r;
5349 mod = (modrm >> 6) & 3;
5350 if (mod == 3)
5351 goto illegal_op;
5352 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
5353 gen_op_ld_T1_A0(ot + s->mem_index);
5354 gen_add_A0_im(s, 1 << (ot - OT_WORD + 1));
5355 /* load the segment first to handle exceptions properly */
5356 gen_op_ldu_T0_A0(OT_WORD + s->mem_index);
5357 gen_movl_seg_T0(s, op, pc_start - s->cs_base);
5358 /* then put the data */
5359 gen_op_mov_reg_T1(ot, reg);
5360 if (s->is_jmp) {
5361 gen_jmp_im(s->pc - s->cs_base);
5362 gen_eob(s);
5363 }
5364 break;
5365
5366 /************************/
5367 /* shifts */
5368 case 0xc0:
5369 case 0xc1:
5370 /* shift Ev,Ib */
5371 shift = 2;
5372 grp2:
5373 {
5374 if ((b & 1) == 0)
5375 ot = OT_BYTE;
5376 else
5377 ot = dflag + OT_WORD;
5378
5379 modrm = ldub_code(s->pc++);
5380 mod = (modrm >> 6) & 3;
5381 op = (modrm >> 3) & 7;
5382
5383 if (mod != 3) {
5384 if (shift == 2) {
5385 s->rip_offset = 1;
5386 }
5387 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
5388 opreg = OR_TMP0;
5389 } else {
5390 opreg = (modrm & 7) | REX_B(s);
5391 }
5392
5393 /* simpler op */
5394 if (shift == 0) {
5395 gen_shift(s, op, ot, opreg, OR_ECX);
5396 } else {
5397 if (shift == 2) {
5398 shift = ldub_code(s->pc++);
5399 }
5400 gen_shifti(s, op, ot, opreg, shift);
5401 }
5402 }
5403 break;
5404 case 0xd0:
5405 case 0xd1:
5406 /* shift Ev,1 */
5407 shift = 1;
5408 goto grp2;
5409 case 0xd2:
5410 case 0xd3:
5411 /* shift Ev,cl */
5412 shift = 0;
5413 goto grp2;
5414
5415 case 0x1a4: /* shld imm */
5416 op = 0;
5417 shift = 1;
5418 goto do_shiftd;
5419 case 0x1a5: /* shld cl */
5420 op = 0;
5421 shift = 0;
5422 goto do_shiftd;
5423 case 0x1ac: /* shrd imm */
5424 op = 1;
5425 shift = 1;
5426 goto do_shiftd;
5427 case 0x1ad: /* shrd cl */
5428 op = 1;
5429 shift = 0;
5430 do_shiftd:
5431 ot = dflag + OT_WORD;
5432 modrm = ldub_code(s->pc++);
5433 mod = (modrm >> 6) & 3;
5434 rm = (modrm & 7) | REX_B(s);
5435 reg = ((modrm >> 3) & 7) | rex_r;
5436 if (mod != 3) {
5437 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
5438 opreg = OR_TMP0;
5439 } else {
5440 opreg = rm;
5441 }
5442 gen_op_mov_TN_reg(ot, 1, reg);
5443
5444 if (shift) {
5445 val = ldub_code(s->pc++);
5446 tcg_gen_movi_tl(cpu_T3, val);
5447 } else {
5448 tcg_gen_mov_tl(cpu_T3, cpu_regs[R_ECX]);
5449 }
5450 gen_shiftd_rm_T1_T3(s, ot, opreg, op);
5451 break;
5452
5453 /************************/
5454 /* floats */
5455 case 0xd8 ... 0xdf:
5456 if (s->flags & (HF_EM_MASK | HF_TS_MASK)) {
5457 /* if CR0.EM or CR0.TS are set, generate an FPU exception */
5458 /* XXX: what to do if illegal op ? */
5459 gen_exception(s, EXCP07_PREX, pc_start - s->cs_base);
5460 break;
5461 }
5462 modrm = ldub_code(s->pc++);
5463 mod = (modrm >> 6) & 3;
5464 rm = modrm & 7;
5465 op = ((b & 7) << 3) | ((modrm >> 3) & 7);
5466 if (mod != 3) {
5467 /* memory op */
5468 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
5469 switch(op) {
5470 case 0x00 ... 0x07: /* fxxxs */
5471 case 0x10 ... 0x17: /* fixxxl */
5472 case 0x20 ... 0x27: /* fxxxl */
5473 case 0x30 ... 0x37: /* fixxx */
5474 {
5475 int op1;
5476 op1 = op & 7;
5477
5478 switch(op >> 4) {
5479 case 0:
5480 gen_op_ld_T0_A0(OT_LONG + s->mem_index);
5481 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
5482 gen_helper_flds_FT0(cpu_tmp2_i32);
5483 break;
5484 case 1:
5485 gen_op_ld_T0_A0(OT_LONG + s->mem_index);
5486 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
5487 gen_helper_fildl_FT0(cpu_tmp2_i32);
5488 break;
5489 case 2:
5490 tcg_gen_qemu_ld64(cpu_tmp1_i64, cpu_A0,
5491 (s->mem_index >> 2) - 1);
5492 gen_helper_fldl_FT0(cpu_tmp1_i64);
5493 break;
5494 case 3:
5495 default:
5496 gen_op_lds_T0_A0(OT_WORD + s->mem_index);
5497 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
5498 gen_helper_fildl_FT0(cpu_tmp2_i32);
5499 break;
5500 }
5501
5502 gen_helper_fp_arith_ST0_FT0(op1);
5503 if (op1 == 3) {
5504 /* fcomp needs pop */
5505 gen_helper_fpop();
5506 }
5507 }
5508 break;
5509 case 0x08: /* flds */
5510 case 0x0a: /* fsts */
5511 case 0x0b: /* fstps */
5512 case 0x18 ... 0x1b: /* fildl, fisttpl, fistl, fistpl */
5513 case 0x28 ... 0x2b: /* fldl, fisttpll, fstl, fstpl */
5514 case 0x38 ... 0x3b: /* filds, fisttps, fists, fistps */
5515 switch(op & 7) {
5516 case 0:
5517 switch(op >> 4) {
5518 case 0:
5519 gen_op_ld_T0_A0(OT_LONG + s->mem_index);
5520 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
5521 gen_helper_flds_ST0(cpu_tmp2_i32);
5522 break;
5523 case 1:
5524 gen_op_ld_T0_A0(OT_LONG + s->mem_index);
5525 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
5526 gen_helper_fildl_ST0(cpu_tmp2_i32);
5527 break;
5528 case 2:
5529 tcg_gen_qemu_ld64(cpu_tmp1_i64, cpu_A0,
5530 (s->mem_index >> 2) - 1);
5531 gen_helper_fldl_ST0(cpu_tmp1_i64);
5532 break;
5533 case 3:
5534 default:
5535 gen_op_lds_T0_A0(OT_WORD + s->mem_index);
5536 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
5537 gen_helper_fildl_ST0(cpu_tmp2_i32);
5538 break;
5539 }
5540 break;
5541 case 1:
5542 /* XXX: the corresponding CPUID bit must be tested ! */
5543 switch(op >> 4) {
5544 case 1:
5545 gen_helper_fisttl_ST0(cpu_tmp2_i32);
5546 tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
5547 gen_op_st_T0_A0(OT_LONG + s->mem_index);
5548 break;
5549 case 2:
5550 gen_helper_fisttll_ST0(cpu_tmp1_i64);
5551 tcg_gen_qemu_st64(cpu_tmp1_i64, cpu_A0,
5552 (s->mem_index >> 2) - 1);
5553 break;
5554 case 3:
5555 default:
5556 gen_helper_fistt_ST0(cpu_tmp2_i32);
5557 tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
5558 gen_op_st_T0_A0(OT_WORD + s->mem_index);
5559 break;
5560 }
5561 gen_helper_fpop();
5562 break;
5563 default:
5564 switch(op >> 4) {
5565 case 0:
5566 gen_helper_fsts_ST0(cpu_tmp2_i32);
5567 tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
5568 gen_op_st_T0_A0(OT_LONG + s->mem_index);
5569 break;
5570 case 1:
5571 gen_helper_fistl_ST0(cpu_tmp2_i32);
5572 tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
5573 gen_op_st_T0_A0(OT_LONG + s->mem_index);
5574 break;
5575 case 2:
5576 gen_helper_fstl_ST0(cpu_tmp1_i64);
5577 tcg_gen_qemu_st64(cpu_tmp1_i64, cpu_A0,
5578 (s->mem_index >> 2) - 1);
5579 break;
5580 case 3:
5581 default:
5582 gen_helper_fist_ST0(cpu_tmp2_i32);
5583 tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
5584 gen_op_st_T0_A0(OT_WORD + s->mem_index);
5585 break;
5586 }
5587 if ((op & 7) == 3)
5588 gen_helper_fpop();
5589 break;
5590 }
5591 break;
5592 case 0x0c: /* fldenv mem */
5593 if (s->cc_op != CC_OP_DYNAMIC)
5594 gen_op_set_cc_op(s->cc_op);
5595 gen_jmp_im(pc_start - s->cs_base);
5596 gen_helper_fldenv(
5597 cpu_A0, tcg_const_i32(s->dflag));
5598 break;
5599 case 0x0d: /* fldcw mem */
5600 gen_op_ld_T0_A0(OT_WORD + s->mem_index);
5601 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
5602 gen_helper_fldcw(cpu_tmp2_i32);
5603 break;
5604 case 0x0e: /* fnstenv mem */
5605 if (s->cc_op != CC_OP_DYNAMIC)
5606 gen_op_set_cc_op(s->cc_op);
5607 gen_jmp_im(pc_start - s->cs_base);
5608 gen_helper_fstenv(cpu_A0, tcg_const_i32(s->dflag));
5609 break;
5610 case 0x0f: /* fnstcw mem */
5611 gen_helper_fnstcw(cpu_tmp2_i32);
5612 tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
5613 gen_op_st_T0_A0(OT_WORD + s->mem_index);
5614 break;
5615 case 0x1d: /* fldt mem */
5616 if (s->cc_op != CC_OP_DYNAMIC)
5617 gen_op_set_cc_op(s->cc_op);
5618 gen_jmp_im(pc_start - s->cs_base);
5619 gen_helper_fldt_ST0(cpu_A0);
5620 break;
5621 case 0x1f: /* fstpt mem */
5622 if (s->cc_op != CC_OP_DYNAMIC)
5623 gen_op_set_cc_op(s->cc_op);
5624 gen_jmp_im(pc_start - s->cs_base);
5625 gen_helper_fstt_ST0(cpu_A0);
5626 gen_helper_fpop();
5627 break;
5628 case 0x2c: /* frstor mem */
5629 if (s->cc_op != CC_OP_DYNAMIC)
5630 gen_op_set_cc_op(s->cc_op);
5631 gen_jmp_im(pc_start - s->cs_base);
5632 gen_helper_frstor(cpu_A0, tcg_const_i32(s->dflag));
5633 break;
5634 case 0x2e: /* fnsave mem */
5635 if (s->cc_op != CC_OP_DYNAMIC)
5636 gen_op_set_cc_op(s->cc_op);
5637 gen_jmp_im(pc_start - s->cs_base);
5638 gen_helper_fsave(cpu_A0, tcg_const_i32(s->dflag));
5639 break;
5640 case 0x2f: /* fnstsw mem */
5641 gen_helper_fnstsw(cpu_tmp2_i32);
5642 tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
5643 gen_op_st_T0_A0(OT_WORD + s->mem_index);
5644 break;
5645 case 0x3c: /* fbld */
5646 if (s->cc_op != CC_OP_DYNAMIC)
5647 gen_op_set_cc_op(s->cc_op);
5648 gen_jmp_im(pc_start - s->cs_base);
5649 gen_helper_fbld_ST0(cpu_A0);
5650 break;
5651 case 0x3e: /* fbstp */
5652 if (s->cc_op != CC_OP_DYNAMIC)
5653 gen_op_set_cc_op(s->cc_op);
5654 gen_jmp_im(pc_start - s->cs_base);
5655 gen_helper_fbst_ST0(cpu_A0);
5656 gen_helper_fpop();
5657 break;
5658 case 0x3d: /* fildll */
5659 tcg_gen_qemu_ld64(cpu_tmp1_i64, cpu_A0,
5660 (s->mem_index >> 2) - 1);
5661 gen_helper_fildll_ST0(cpu_tmp1_i64);
5662 break;
5663 case 0x3f: /* fistpll */
5664 gen_helper_fistll_ST0(cpu_tmp1_i64);
5665 tcg_gen_qemu_st64(cpu_tmp1_i64, cpu_A0,
5666 (s->mem_index >> 2) - 1);
5667 gen_helper_fpop();
5668 break;
5669 default:
5670 goto illegal_op;
5671 }
5672 } else {
5673 /* register float ops */
5674 opreg = rm;
5675
5676 switch(op) {
5677 case 0x08: /* fld sti */
5678 gen_helper_fpush();
5679 gen_helper_fmov_ST0_STN(tcg_const_i32((opreg + 1) & 7));
5680 break;
5681 case 0x09: /* fxchg sti */
5682 case 0x29: /* fxchg4 sti, undocumented op */
5683 case 0x39: /* fxchg7 sti, undocumented op */
5684 gen_helper_fxchg_ST0_STN(tcg_const_i32(opreg));
5685 break;
5686 case 0x0a: /* grp d9/2 */
5687 switch(rm) {
5688 case 0: /* fnop */
5689 /* check exceptions (FreeBSD FPU probe) */
5690 if (s->cc_op != CC_OP_DYNAMIC)
5691 gen_op_set_cc_op(s->cc_op);
5692 gen_jmp_im(pc_start - s->cs_base);
5693 gen_helper_fwait();
5694 break;
5695 default:
5696 goto illegal_op;
5697 }
5698 break;
5699 case 0x0c: /* grp d9/4 */
5700 switch(rm) {
5701 case 0: /* fchs */
5702 gen_helper_fchs_ST0();
5703 break;
5704 case 1: /* fabs */
5705 gen_helper_fabs_ST0();
5706 break;
5707 case 4: /* ftst */
5708 gen_helper_fldz_FT0();
5709 gen_helper_fcom_ST0_FT0();
5710 break;
5711 case 5: /* fxam */
5712 gen_helper_fxam_ST0();
5713 break;
5714 default:
5715 goto illegal_op;
5716 }
5717 break;
5718 case 0x0d: /* grp d9/5 */
5719 {
5720 switch(rm) {
5721 case 0:
5722 gen_helper_fpush();
5723 gen_helper_fld1_ST0();
5724 break;
5725 case 1:
5726 gen_helper_fpush();
5727 gen_helper_fldl2t_ST0();
5728 break;
5729 case 2:
5730 gen_helper_fpush();
5731 gen_helper_fldl2e_ST0();
5732 break;
5733 case 3:
5734 gen_helper_fpush();
5735 gen_helper_fldpi_ST0();
5736 break;
5737 case 4:
5738 gen_helper_fpush();
5739 gen_helper_fldlg2_ST0();
5740 break;
5741 case 5:
5742 gen_helper_fpush();
5743 gen_helper_fldln2_ST0();
5744 break;
5745 case 6:
5746 gen_helper_fpush();
5747 gen_helper_fldz_ST0();
5748 break;
5749 default:
5750 goto illegal_op;
5751 }
5752 }
5753 break;
5754 case 0x0e: /* grp d9/6 */
5755 switch(rm) {
5756 case 0: /* f2xm1 */
5757 gen_helper_f2xm1();
5758 break;
5759 case 1: /* fyl2x */
5760 gen_helper_fyl2x();
5761 break;
5762 case 2: /* fptan */
5763 gen_helper_fptan();
5764 break;
5765 case 3: /* fpatan */
5766 gen_helper_fpatan();
5767 break;
5768 case 4: /* fxtract */
5769 gen_helper_fxtract();
5770 break;
5771 case 5: /* fprem1 */
5772 gen_helper_fprem1();
5773 break;
5774 case 6: /* fdecstp */
5775 gen_helper_fdecstp();
5776 break;
5777 default:
5778 case 7: /* fincstp */
5779 gen_helper_fincstp();
5780 break;
5781 }
5782 break;
5783 case 0x0f: /* grp d9/7 */
5784 switch(rm) {
5785 case 0: /* fprem */
5786 gen_helper_fprem();
5787 break;
5788 case 1: /* fyl2xp1 */
5789 gen_helper_fyl2xp1();
5790 break;
5791 case 2: /* fsqrt */
5792 gen_helper_fsqrt();
5793 break;
5794 case 3: /* fsincos */
5795 gen_helper_fsincos();
5796 break;
5797 case 5: /* fscale */
5798 gen_helper_fscale();
5799 break;
5800 case 4: /* frndint */
5801 gen_helper_frndint();
5802 break;
5803 case 6: /* fsin */
5804 gen_helper_fsin();
5805 break;
5806 default:
5807 case 7: /* fcos */
5808 gen_helper_fcos();
5809 break;
5810 }
5811 break;
5812 case 0x00: case 0x01: case 0x04 ... 0x07: /* fxxx st, sti */
5813 case 0x20: case 0x21: case 0x24 ... 0x27: /* fxxx sti, st */
5814 case 0x30: case 0x31: case 0x34 ... 0x37: /* fxxxp sti, st */
5815 {
5816 int op1;
5817
5818 op1 = op & 7;
5819 if (op >= 0x20) {
5820 gen_helper_fp_arith_STN_ST0(op1, opreg);
5821 if (op >= 0x30)
5822 gen_helper_fpop();
5823 } else {
5824 gen_helper_fmov_FT0_STN(tcg_const_i32(opreg));
5825 gen_helper_fp_arith_ST0_FT0(op1);
5826 }
5827 }
5828 break;
5829 case 0x02: /* fcom */
5830 case 0x22: /* fcom2, undocumented op */
5831 gen_helper_fmov_FT0_STN(tcg_const_i32(opreg));
5832 gen_helper_fcom_ST0_FT0();
5833 break;
5834 case 0x03: /* fcomp */
5835 case 0x23: /* fcomp3, undocumented op */
5836 case 0x32: /* fcomp5, undocumented op */
5837 gen_helper_fmov_FT0_STN(tcg_const_i32(opreg));
5838 gen_helper_fcom_ST0_FT0();
5839 gen_helper_fpop();
5840 break;
5841 case 0x15: /* da/5 */
5842 switch(rm) {
5843 case 1: /* fucompp */
5844 gen_helper_fmov_FT0_STN(tcg_const_i32(1));
5845 gen_helper_fucom_ST0_FT0();
5846 gen_helper_fpop();
5847 gen_helper_fpop();
5848 break;
5849 default:
5850 goto illegal_op;
5851 }
5852 break;
5853 case 0x1c:
5854 switch(rm) {
5855 case 0: /* feni (287 only, just do nop here) */
5856 break;
5857 case 1: /* fdisi (287 only, just do nop here) */
5858 break;
5859 case 2: /* fclex */
5860 gen_helper_fclex();
5861 break;
5862 case 3: /* fninit */
5863 gen_helper_fninit();
5864 break;
5865 case 4: /* fsetpm (287 only, just do nop here) */
5866 break;
5867 default:
5868 goto illegal_op;
5869 }
5870 break;
5871 case 0x1d: /* fucomi */
5872 if (s->cc_op != CC_OP_DYNAMIC)
5873 gen_op_set_cc_op(s->cc_op);
5874 gen_helper_fmov_FT0_STN(tcg_const_i32(opreg));
5875 gen_helper_fucomi_ST0_FT0();
5876 s->cc_op = CC_OP_EFLAGS;
5877 break;
5878 case 0x1e: /* fcomi */
5879 if (s->cc_op != CC_OP_DYNAMIC)
5880 gen_op_set_cc_op(s->cc_op);
5881 gen_helper_fmov_FT0_STN(tcg_const_i32(opreg));
5882 gen_helper_fcomi_ST0_FT0();
5883 s->cc_op = CC_OP_EFLAGS;
5884 break;
5885 case 0x28: /* ffree sti */
5886 gen_helper_ffree_STN(tcg_const_i32(opreg));
5887 break;
5888 case 0x2a: /* fst sti */
5889 gen_helper_fmov_STN_ST0(tcg_const_i32(opreg));
5890 break;
5891 case 0x2b: /* fstp sti */
5892 case 0x0b: /* fstp1 sti, undocumented op */
5893 case 0x3a: /* fstp8 sti, undocumented op */
5894 case 0x3b: /* fstp9 sti, undocumented op */
5895 gen_helper_fmov_STN_ST0(tcg_const_i32(opreg));
5896 gen_helper_fpop();
5897 break;
5898 case 0x2c: /* fucom st(i) */
5899 gen_helper_fmov_FT0_STN(tcg_const_i32(opreg));
5900 gen_helper_fucom_ST0_FT0();
5901 break;
5902 case 0x2d: /* fucomp st(i) */
5903 gen_helper_fmov_FT0_STN(tcg_const_i32(opreg));
5904 gen_helper_fucom_ST0_FT0();
5905 gen_helper_fpop();
5906 break;
5907 case 0x33: /* de/3 */
5908 switch(rm) {
5909 case 1: /* fcompp */
5910 gen_helper_fmov_FT0_STN(tcg_const_i32(1));
5911 gen_helper_fcom_ST0_FT0();
5912 gen_helper_fpop();
5913 gen_helper_fpop();
5914 break;
5915 default:
5916 goto illegal_op;
5917 }
5918 break;
5919 case 0x38: /* ffreep sti, undocumented op */
5920 gen_helper_ffree_STN(tcg_const_i32(opreg));
5921 gen_helper_fpop();
5922 break;
5923 case 0x3c: /* df/4 */
5924 switch(rm) {
5925 case 0:
5926 gen_helper_fnstsw(cpu_tmp2_i32);
5927 tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
5928 gen_op_mov_reg_T0(OT_WORD, R_EAX);
5929 break;
5930 default:
5931 goto illegal_op;
5932 }
5933 break;
5934 case 0x3d: /* fucomip */
5935 if (s->cc_op != CC_OP_DYNAMIC)
5936 gen_op_set_cc_op(s->cc_op);
5937 gen_helper_fmov_FT0_STN(tcg_const_i32(opreg));
5938 gen_helper_fucomi_ST0_FT0();
5939 gen_helper_fpop();
5940 s->cc_op = CC_OP_EFLAGS;
5941 break;
5942 case 0x3e: /* fcomip */
5943 if (s->cc_op != CC_OP_DYNAMIC)
5944 gen_op_set_cc_op(s->cc_op);
5945 gen_helper_fmov_FT0_STN(tcg_const_i32(opreg));
5946 gen_helper_fcomi_ST0_FT0();
5947 gen_helper_fpop();
5948 s->cc_op = CC_OP_EFLAGS;
5949 break;
5950 case 0x10 ... 0x13: /* fcmovxx */
5951 case 0x18 ... 0x1b:
5952 {
5953 int op1, l1;
5954 static const uint8_t fcmov_cc[8] = {
5955 (JCC_B << 1),
5956 (JCC_Z << 1),
5957 (JCC_BE << 1),
5958 (JCC_P << 1),
5959 };
5960 op1 = fcmov_cc[op & 3] | (((op >> 3) & 1) ^ 1);
5961 l1 = gen_new_label();
5962 gen_jcc1(s, s->cc_op, op1, l1);
5963 gen_helper_fmov_ST0_STN(tcg_const_i32(opreg));
5964 gen_set_label(l1);
5965 }
5966 break;
5967 default:
5968 goto illegal_op;
5969 }
5970 }
5971 break;
5972 /************************/
5973 /* string ops */
5974
5975 case 0xa4: /* movsS */
5976 case 0xa5:
5977 if ((b & 1) == 0)
5978 ot = OT_BYTE;
5979 else
5980 ot = dflag + OT_WORD;
5981
5982 if (prefixes & (PREFIX_REPZ | PREFIX_REPNZ)) {
5983 gen_repz_movs(s, ot, pc_start - s->cs_base, s->pc - s->cs_base);
5984 } else {
5985 gen_movs(s, ot);
5986 }
5987 break;
5988
5989 case 0xaa: /* stosS */
5990 case 0xab:
5991 if ((b & 1) == 0)
5992 ot = OT_BYTE;
5993 else
5994 ot = dflag + OT_WORD;
5995
5996 if (prefixes & (PREFIX_REPZ | PREFIX_REPNZ)) {
5997 gen_repz_stos(s, ot, pc_start - s->cs_base, s->pc - s->cs_base);
5998 } else {
5999 gen_stos(s, ot);
6000 }
6001 break;
6002 case 0xac: /* lodsS */
6003 case 0xad:
6004 if ((b & 1) == 0)
6005 ot = OT_BYTE;
6006 else
6007 ot = dflag + OT_WORD;
6008 if (prefixes & (PREFIX_REPZ | PREFIX_REPNZ)) {
6009 gen_repz_lods(s, ot, pc_start - s->cs_base, s->pc - s->cs_base);
6010 } else {
6011 gen_lods(s, ot);
6012 }
6013 break;
6014 case 0xae: /* scasS */
6015 case 0xaf:
6016 if ((b & 1) == 0)
6017 ot = OT_BYTE;
6018 else
6019 ot = dflag + OT_WORD;
6020 if (prefixes & PREFIX_REPNZ) {
6021 gen_repz_scas(s, ot, pc_start - s->cs_base, s->pc - s->cs_base, 1);
6022 } else if (prefixes & PREFIX_REPZ) {
6023 gen_repz_scas(s, ot, pc_start - s->cs_base, s->pc - s->cs_base, 0);
6024 } else {
6025 gen_scas(s, ot);
6026 s->cc_op = CC_OP_SUBB + ot;
6027 }
6028 break;
6029
6030 case 0xa6: /* cmpsS */
6031 case 0xa7:
6032 if ((b & 1) == 0)
6033 ot = OT_BYTE;
6034 else
6035 ot = dflag + OT_WORD;
6036 if (prefixes & PREFIX_REPNZ) {
6037 gen_repz_cmps(s, ot, pc_start - s->cs_base, s->pc - s->cs_base, 1);
6038 } else if (prefixes & PREFIX_REPZ) {
6039 gen_repz_cmps(s, ot, pc_start - s->cs_base, s->pc - s->cs_base, 0);
6040 } else {
6041 gen_cmps(s, ot);
6042 s->cc_op = CC_OP_SUBB + ot;
6043 }
6044 break;
6045 case 0x6c: /* insS */
6046 case 0x6d:
6047 if ((b & 1) == 0)
6048 ot = OT_BYTE;
6049 else
6050 ot = dflag ? OT_LONG : OT_WORD;
6051 gen_op_mov_TN_reg(OT_WORD, 0, R_EDX);
6052 gen_op_andl_T0_ffff();
6053 gen_check_io(s, ot, pc_start - s->cs_base,
6054 SVM_IOIO_TYPE_MASK | svm_is_rep(prefixes) | 4);
6055 if (prefixes & (PREFIX_REPZ | PREFIX_REPNZ)) {
6056 gen_repz_ins(s, ot, pc_start - s->cs_base, s->pc - s->cs_base);
6057 } else {
6058 gen_ins(s, ot);
6059 if (use_icount) {
6060 gen_jmp(s, s->pc - s->cs_base);
6061 }
6062 }
6063 break;
6064 case 0x6e: /* outsS */
6065 case 0x6f:
6066 if ((b & 1) == 0)
6067 ot = OT_BYTE;
6068 else
6069 ot = dflag ? OT_LONG : OT_WORD;
6070 gen_op_mov_TN_reg(OT_WORD, 0, R_EDX);
6071 gen_op_andl_T0_ffff();
6072 gen_check_io(s, ot, pc_start - s->cs_base,
6073 svm_is_rep(prefixes) | 4);
6074 if (prefixes & (PREFIX_REPZ | PREFIX_REPNZ)) {
6075 gen_repz_outs(s, ot, pc_start - s->cs_base, s->pc - s->cs_base);
6076 } else {
6077 gen_outs(s, ot);
6078 if (use_icount) {
6079 gen_jmp(s, s->pc - s->cs_base);
6080 }
6081 }
6082 break;
6083
6084 /************************/
6085 /* port I/O */
6086
6087 case 0xe4:
6088 case 0xe5:
6089 if ((b & 1) == 0)
6090 ot = OT_BYTE;
6091 else
6092 ot = dflag ? OT_LONG : OT_WORD;
6093 val = ldub_code(s->pc++);
6094 gen_op_movl_T0_im(val);
6095 gen_check_io(s, ot, pc_start - s->cs_base,
6096 SVM_IOIO_TYPE_MASK | svm_is_rep(prefixes));
6097 if (use_icount)
6098 gen_io_start();
6099 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
6100 gen_helper_in_func(ot, cpu_T[1], cpu_tmp2_i32);
6101 gen_op_mov_reg_T1(ot, R_EAX);
6102 if (use_icount) {
6103 gen_io_end();
6104 gen_jmp(s, s->pc - s->cs_base);
6105 }
6106 break;
6107 case 0xe6:
6108 case 0xe7:
6109 if ((b & 1) == 0)
6110 ot = OT_BYTE;
6111 else
6112 ot = dflag ? OT_LONG : OT_WORD;
6113 val = ldub_code(s->pc++);
6114 gen_op_movl_T0_im(val);
6115 gen_check_io(s, ot, pc_start - s->cs_base,
6116 svm_is_rep(prefixes));
6117 gen_op_mov_TN_reg(ot, 1, R_EAX);
6118
6119 if (use_icount)
6120 gen_io_start();
6121 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
6122 tcg_gen_andi_i32(cpu_tmp2_i32, cpu_tmp2_i32, 0xffff);
6123 tcg_gen_trunc_tl_i32(cpu_tmp3_i32, cpu_T[1]);
6124 gen_helper_out_func(ot, cpu_tmp2_i32, cpu_tmp3_i32);
6125 if (use_icount) {
6126 gen_io_end();
6127 gen_jmp(s, s->pc - s->cs_base);
6128 }
6129 break;
6130 case 0xec:
6131 case 0xed:
6132 if ((b & 1) == 0)
6133 ot = OT_BYTE;
6134 else
6135 ot = dflag ? OT_LONG : OT_WORD;
6136 gen_op_mov_TN_reg(OT_WORD, 0, R_EDX);
6137 gen_op_andl_T0_ffff();
6138 gen_check_io(s, ot, pc_start - s->cs_base,
6139 SVM_IOIO_TYPE_MASK | svm_is_rep(prefixes));
6140 if (use_icount)
6141 gen_io_start();
6142 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
6143 gen_helper_in_func(ot, cpu_T[1], cpu_tmp2_i32);
6144 gen_op_mov_reg_T1(ot, R_EAX);
6145 if (use_icount) {
6146 gen_io_end();
6147 gen_jmp(s, s->pc - s->cs_base);
6148 }
6149 break;
6150 case 0xee:
6151 case 0xef:
6152 if ((b & 1) == 0)
6153 ot = OT_BYTE;
6154 else
6155 ot = dflag ? OT_LONG : OT_WORD;
6156 gen_op_mov_TN_reg(OT_WORD, 0, R_EDX);
6157 gen_op_andl_T0_ffff();
6158 gen_check_io(s, ot, pc_start - s->cs_base,
6159 svm_is_rep(prefixes));
6160 gen_op_mov_TN_reg(ot, 1, R_EAX);
6161
6162 if (use_icount)
6163 gen_io_start();
6164 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
6165 tcg_gen_andi_i32(cpu_tmp2_i32, cpu_tmp2_i32, 0xffff);
6166 tcg_gen_trunc_tl_i32(cpu_tmp3_i32, cpu_T[1]);
6167 gen_helper_out_func(ot, cpu_tmp2_i32, cpu_tmp3_i32);
6168 if (use_icount) {
6169 gen_io_end();
6170 gen_jmp(s, s->pc - s->cs_base);
6171 }
6172 break;
6173
6174 /************************/
6175 /* control */
6176 case 0xc2: /* ret im */
6177 val = ldsw_code(s->pc);
6178 s->pc += 2;
6179 gen_pop_T0(s);
6180 if (CODE64(s) && s->dflag)
6181 s->dflag = 2;
6182 gen_stack_update(s, val + (2 << s->dflag));
6183 if (s->dflag == 0)
6184 gen_op_andl_T0_ffff();
6185 gen_op_jmp_T0();
6186 gen_eob(s);
6187 break;
6188 case 0xc3: /* ret */
6189 gen_pop_T0(s);
6190 gen_pop_update(s);
6191 if (s->dflag == 0)
6192 gen_op_andl_T0_ffff();
6193 gen_op_jmp_T0();
6194 gen_eob(s);
6195 break;
6196 case 0xca: /* lret im */
6197 val = ldsw_code(s->pc);
6198 s->pc += 2;
6199 do_lret:
6200 if (s->pe && !s->vm86) {
6201 if (s->cc_op != CC_OP_DYNAMIC)
6202 gen_op_set_cc_op(s->cc_op);
6203 gen_jmp_im(pc_start - s->cs_base);
6204 gen_helper_lret_protected(tcg_const_i32(s->dflag),
6205 tcg_const_i32(val));
6206 } else {
6207 gen_stack_A0(s);
6208 /* pop offset */
6209 gen_op_ld_T0_A0(1 + s->dflag + s->mem_index);
6210 if (s->dflag == 0)
6211 gen_op_andl_T0_ffff();
6212 /* NOTE: keeping EIP updated is not a problem in case of
6213 exception */
6214 gen_op_jmp_T0();
6215 /* pop selector */
6216 gen_op_addl_A0_im(2 << s->dflag);
6217 gen_op_ld_T0_A0(1 + s->dflag + s->mem_index);
6218 gen_op_movl_seg_T0_vm(R_CS);
6219 /* add stack offset */
6220 gen_stack_update(s, val + (4 << s->dflag));
6221 }
6222 gen_eob(s);
6223 break;
6224 case 0xcb: /* lret */
6225 val = 0;
6226 goto do_lret;
6227 case 0xcf: /* iret */
6228 gen_svm_check_intercept(s, pc_start, SVM_EXIT_IRET);
6229 if (!s->pe) {
6230 /* real mode */
6231 gen_helper_iret_real(tcg_const_i32(s->dflag));
6232 s->cc_op = CC_OP_EFLAGS;
6233 } else if (s->vm86) {
6234 if (s->iopl != 3) {
6235 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
6236 } else {
6237 gen_helper_iret_real(tcg_const_i32(s->dflag));
6238 s->cc_op = CC_OP_EFLAGS;
6239 }
6240 } else {
6241 if (s->cc_op != CC_OP_DYNAMIC)
6242 gen_op_set_cc_op(s->cc_op);
6243 gen_jmp_im(pc_start - s->cs_base);
6244 gen_helper_iret_protected(tcg_const_i32(s->dflag),
6245 tcg_const_i32(s->pc - s->cs_base));
6246 s->cc_op = CC_OP_EFLAGS;
6247 }
6248 gen_eob(s);
6249 break;
6250 case 0xe8: /* call im */
6251 {
6252 if (dflag)
6253 tval = (int32_t)insn_get(s, OT_LONG);
6254 else
6255 tval = (int16_t)insn_get(s, OT_WORD);
6256 next_eip = s->pc - s->cs_base;
6257 tval += next_eip;
6258 if (s->dflag == 0)
6259 tval &= 0xffff;
6260 else if(!CODE64(s))
6261 tval &= 0xffffffff;
6262 gen_movtl_T0_im(next_eip);
6263 gen_push_T0(s);
6264 gen_jmp(s, tval);
6265 }
6266 break;
6267 case 0x9a: /* lcall im */
6268 {
6269 unsigned int selector, offset;
6270
6271 if (CODE64(s))
6272 goto illegal_op;
6273 ot = dflag ? OT_LONG : OT_WORD;
6274 offset = insn_get(s, ot);
6275 selector = insn_get(s, OT_WORD);
6276
6277 gen_op_movl_T0_im(selector);
6278 gen_op_movl_T1_imu(offset);
6279 }
6280 goto do_lcall;
6281 case 0xe9: /* jmp im */
6282 if (dflag)
6283 tval = (int32_t)insn_get(s, OT_LONG);
6284 else
6285 tval = (int16_t)insn_get(s, OT_WORD);
6286 tval += s->pc - s->cs_base;
6287 if (s->dflag == 0)
6288 tval &= 0xffff;
6289 else if(!CODE64(s))
6290 tval &= 0xffffffff;
6291 gen_jmp(s, tval);
6292 break;
6293 case 0xea: /* ljmp im */
6294 {
6295 unsigned int selector, offset;
6296
6297 if (CODE64(s))
6298 goto illegal_op;
6299 ot = dflag ? OT_LONG : OT_WORD;
6300 offset = insn_get(s, ot);
6301 selector = insn_get(s, OT_WORD);
6302
6303 gen_op_movl_T0_im(selector);
6304 gen_op_movl_T1_imu(offset);
6305 }
6306 goto do_ljmp;
6307 case 0xeb: /* jmp Jb */
6308 tval = (int8_t)insn_get(s, OT_BYTE);
6309 tval += s->pc - s->cs_base;
6310 if (s->dflag == 0)
6311 tval &= 0xffff;
6312 gen_jmp(s, tval);
6313 break;
6314 case 0x70 ... 0x7f: /* jcc Jb */
6315 tval = (int8_t)insn_get(s, OT_BYTE);
6316 goto do_jcc;
6317 case 0x180 ... 0x18f: /* jcc Jv */
6318 if (dflag) {
6319 tval = (int32_t)insn_get(s, OT_LONG);
6320 } else {
6321 tval = (int16_t)insn_get(s, OT_WORD);
6322 }
6323 do_jcc:
6324 next_eip = s->pc - s->cs_base;
6325 tval += next_eip;
6326 if (s->dflag == 0)
6327 tval &= 0xffff;
6328 gen_jcc(s, b, tval, next_eip);
6329 break;
6330
6331 case 0x190 ... 0x19f: /* setcc Gv */
6332 modrm = ldub_code(s->pc++);
6333 gen_setcc(s, b);
6334 gen_ldst_modrm(s, modrm, OT_BYTE, OR_TMP0, 1);
6335 break;
6336 case 0x140 ... 0x14f: /* cmov Gv, Ev */
6337 {
6338 int l1;
6339 TCGv t0;
6340
6341 ot = dflag + OT_WORD;
6342 modrm = ldub_code(s->pc++);
6343 reg = ((modrm >> 3) & 7) | rex_r;
6344 mod = (modrm >> 6) & 3;
6345 t0 = tcg_temp_local_new();
6346 if (mod != 3) {
6347 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
6348 gen_op_ld_v(ot + s->mem_index, t0, cpu_A0);
6349 } else {
6350 rm = (modrm & 7) | REX_B(s);
6351 gen_op_mov_v_reg(ot, t0, rm);
6352 }
6353 #ifdef TARGET_X86_64
6354 if (ot == OT_LONG) {
6355 /* XXX: specific Intel behaviour ? */
6356 l1 = gen_new_label();
6357 gen_jcc1(s, s->cc_op, b ^ 1, l1);
6358 tcg_gen_mov_tl(cpu_regs[reg], t0);
6359 gen_set_label(l1);
6360 tcg_gen_ext32u_tl(cpu_regs[reg], cpu_regs[reg]);
6361 } else
6362 #endif
6363 {
6364 l1 = gen_new_label();
6365 gen_jcc1(s, s->cc_op, b ^ 1, l1);
6366 gen_op_mov_reg_v(ot, reg, t0);
6367 gen_set_label(l1);
6368 }
6369 tcg_temp_free(t0);
6370 }
6371 break;
6372
6373 /************************/
6374 /* flags */
6375 case 0x9c: /* pushf */
6376 gen_svm_check_intercept(s, pc_start, SVM_EXIT_PUSHF);
6377 if (s->vm86 && s->iopl != 3) {
6378 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
6379 } else {
6380 if (s->cc_op != CC_OP_DYNAMIC)
6381 gen_op_set_cc_op(s->cc_op);
6382 gen_helper_read_eflags(cpu_T[0]);
6383 gen_push_T0(s);
6384 }
6385 break;
6386 case 0x9d: /* popf */
6387 gen_svm_check_intercept(s, pc_start, SVM_EXIT_POPF);
6388 if (s->vm86 && s->iopl != 3) {
6389 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
6390 } else {
6391 gen_pop_T0(s);
6392 if (s->cpl == 0) {
6393 if (s->dflag) {
6394 gen_helper_write_eflags(cpu_T[0],
6395 tcg_const_i32((TF_MASK | AC_MASK | ID_MASK | NT_MASK | IF_MASK | IOPL_MASK)));
6396 } else {
6397 gen_helper_write_eflags(cpu_T[0],
6398 tcg_const_i32((TF_MASK | AC_MASK | ID_MASK | NT_MASK | IF_MASK | IOPL_MASK) & 0xffff));
6399 }
6400 } else {
6401 if (s->cpl <= s->iopl) {
6402 if (s->dflag) {
6403 gen_helper_write_eflags(cpu_T[0],
6404 tcg_const_i32((TF_MASK | AC_MASK | ID_MASK | NT_MASK | IF_MASK)));
6405 } else {
6406 gen_helper_write_eflags(cpu_T[0],
6407 tcg_const_i32((TF_MASK | AC_MASK | ID_MASK | NT_MASK | IF_MASK) & 0xffff));
6408 }
6409 } else {
6410 if (s->dflag) {
6411 gen_helper_write_eflags(cpu_T[0],
6412 tcg_const_i32((TF_MASK | AC_MASK | ID_MASK | NT_MASK)));
6413 } else {
6414 gen_helper_write_eflags(cpu_T[0],
6415 tcg_const_i32((TF_MASK | AC_MASK | ID_MASK | NT_MASK) & 0xffff));
6416 }
6417 }
6418 }
6419 gen_pop_update(s);
6420 s->cc_op = CC_OP_EFLAGS;
6421 /* abort translation because TF flag may change */
6422 gen_jmp_im(s->pc - s->cs_base);
6423 gen_eob(s);
6424 }
6425 break;
6426 case 0x9e: /* sahf */
6427 if (CODE64(s) && !(s->cpuid_ext3_features & CPUID_EXT3_LAHF_LM))
6428 goto illegal_op;
6429 gen_op_mov_TN_reg(OT_BYTE, 0, R_AH);
6430 if (s->cc_op != CC_OP_DYNAMIC)
6431 gen_op_set_cc_op(s->cc_op);
6432 gen_compute_eflags(cpu_cc_src);
6433 tcg_gen_andi_tl(cpu_cc_src, cpu_cc_src, CC_O);
6434 tcg_gen_andi_tl(cpu_T[0], cpu_T[0], CC_S | CC_Z | CC_A | CC_P | CC_C);
6435 tcg_gen_or_tl(cpu_cc_src, cpu_cc_src, cpu_T[0]);
6436 s->cc_op = CC_OP_EFLAGS;
6437 break;
6438 case 0x9f: /* lahf */
6439 if (CODE64(s) && !(s->cpuid_ext3_features & CPUID_EXT3_LAHF_LM))
6440 goto illegal_op;
6441 if (s->cc_op != CC_OP_DYNAMIC)
6442 gen_op_set_cc_op(s->cc_op);
6443 gen_compute_eflags(cpu_T[0]);
6444 /* Note: gen_compute_eflags() only gives the condition codes */
6445 tcg_gen_ori_tl(cpu_T[0], cpu_T[0], 0x02);
6446 gen_op_mov_reg_T0(OT_BYTE, R_AH);
6447 break;
6448 case 0xf5: /* cmc */
6449 if (s->cc_op != CC_OP_DYNAMIC)
6450 gen_op_set_cc_op(s->cc_op);
6451 gen_compute_eflags(cpu_cc_src);
6452 tcg_gen_xori_tl(cpu_cc_src, cpu_cc_src, CC_C);
6453 s->cc_op = CC_OP_EFLAGS;
6454 break;
6455 case 0xf8: /* clc */
6456 if (s->cc_op != CC_OP_DYNAMIC)
6457 gen_op_set_cc_op(s->cc_op);
6458 gen_compute_eflags(cpu_cc_src);
6459 tcg_gen_andi_tl(cpu_cc_src, cpu_cc_src, ~CC_C);
6460 s->cc_op = CC_OP_EFLAGS;
6461 break;
6462 case 0xf9: /* stc */
6463 if (s->cc_op != CC_OP_DYNAMIC)
6464 gen_op_set_cc_op(s->cc_op);
6465 gen_compute_eflags(cpu_cc_src);
6466 tcg_gen_ori_tl(cpu_cc_src, cpu_cc_src, CC_C);
6467 s->cc_op = CC_OP_EFLAGS;
6468 break;
6469 case 0xfc: /* cld */
6470 tcg_gen_movi_i32(cpu_tmp2_i32, 1);
6471 tcg_gen_st_i32(cpu_tmp2_i32, cpu_env, offsetof(CPUState, df));
6472 break;
6473 case 0xfd: /* std */
6474 tcg_gen_movi_i32(cpu_tmp2_i32, -1);
6475 tcg_gen_st_i32(cpu_tmp2_i32, cpu_env, offsetof(CPUState, df));
6476 break;
6477
6478 /************************/
6479 /* bit operations */
6480 case 0x1ba: /* bt/bts/btr/btc Gv, im */
6481 ot = dflag + OT_WORD;
6482 modrm = ldub_code(s->pc++);
6483 op = (modrm >> 3) & 7;
6484 mod = (modrm >> 6) & 3;
6485 rm = (modrm & 7) | REX_B(s);
6486 if (mod != 3) {
6487 s->rip_offset = 1;
6488 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
6489 gen_op_ld_T0_A0(ot + s->mem_index);
6490 } else {
6491 gen_op_mov_TN_reg(ot, 0, rm);
6492 }
6493 /* load shift */
6494 val = ldub_code(s->pc++);
6495 gen_op_movl_T1_im(val);
6496 if (op < 4)
6497 goto illegal_op;
6498 op -= 4;
6499 goto bt_op;
6500 case 0x1a3: /* bt Gv, Ev */
6501 op = 0;
6502 goto do_btx;
6503 case 0x1ab: /* bts */
6504 op = 1;
6505 goto do_btx;
6506 case 0x1b3: /* btr */
6507 op = 2;
6508 goto do_btx;
6509 case 0x1bb: /* btc */
6510 op = 3;
6511 do_btx:
6512 ot = dflag + OT_WORD;
6513 modrm = ldub_code(s->pc++);
6514 reg = ((modrm >> 3) & 7) | rex_r;
6515 mod = (modrm >> 6) & 3;
6516 rm = (modrm & 7) | REX_B(s);
6517 gen_op_mov_TN_reg(OT_LONG, 1, reg);
6518 if (mod != 3) {
6519 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
6520 /* specific case: we need to add a displacement */
6521 gen_exts(ot, cpu_T[1]);
6522 tcg_gen_sari_tl(cpu_tmp0, cpu_T[1], 3 + ot);
6523 tcg_gen_shli_tl(cpu_tmp0, cpu_tmp0, ot);
6524 tcg_gen_add_tl(cpu_A0, cpu_A0, cpu_tmp0);
6525 gen_op_ld_T0_A0(ot + s->mem_index);
6526 } else {
6527 gen_op_mov_TN_reg(ot, 0, rm);
6528 }
6529 bt_op:
6530 tcg_gen_andi_tl(cpu_T[1], cpu_T[1], (1 << (3 + ot)) - 1);
6531 switch(op) {
6532 case 0:
6533 tcg_gen_shr_tl(cpu_cc_src, cpu_T[0], cpu_T[1]);
6534 tcg_gen_movi_tl(cpu_cc_dst, 0);
6535 break;
6536 case 1:
6537 tcg_gen_shr_tl(cpu_tmp4, cpu_T[0], cpu_T[1]);
6538 tcg_gen_movi_tl(cpu_tmp0, 1);
6539 tcg_gen_shl_tl(cpu_tmp0, cpu_tmp0, cpu_T[1]);
6540 tcg_gen_or_tl(cpu_T[0], cpu_T[0], cpu_tmp0);
6541 break;
6542 case 2:
6543 tcg_gen_shr_tl(cpu_tmp4, cpu_T[0], cpu_T[1]);
6544 tcg_gen_movi_tl(cpu_tmp0, 1);
6545 tcg_gen_shl_tl(cpu_tmp0, cpu_tmp0, cpu_T[1]);
6546 tcg_gen_not_tl(cpu_tmp0, cpu_tmp0);
6547 tcg_gen_and_tl(cpu_T[0], cpu_T[0], cpu_tmp0);
6548 break;
6549 default:
6550 case 3:
6551 tcg_gen_shr_tl(cpu_tmp4, cpu_T[0], cpu_T[1]);
6552 tcg_gen_movi_tl(cpu_tmp0, 1);
6553 tcg_gen_shl_tl(cpu_tmp0, cpu_tmp0, cpu_T[1]);
6554 tcg_gen_xor_tl(cpu_T[0], cpu_T[0], cpu_tmp0);
6555 break;
6556 }
6557 s->cc_op = CC_OP_SARB + ot;
6558 if (op != 0) {
6559 if (mod != 3)
6560 gen_op_st_T0_A0(ot + s->mem_index);
6561 else
6562 gen_op_mov_reg_T0(ot, rm);
6563 tcg_gen_mov_tl(cpu_cc_src, cpu_tmp4);
6564 tcg_gen_movi_tl(cpu_cc_dst, 0);
6565 }
6566 break;
6567 case 0x1bc: /* bsf */
6568 case 0x1bd: /* bsr */
6569 {
6570 int label1;
6571 TCGv t0;
6572
6573 ot = dflag + OT_WORD;
6574 modrm = ldub_code(s->pc++);
6575 reg = ((modrm >> 3) & 7) | rex_r;
6576 gen_ldst_modrm(s,modrm, ot, OR_TMP0, 0);
6577 gen_extu(ot, cpu_T[0]);
6578 t0 = tcg_temp_local_new();
6579 tcg_gen_mov_tl(t0, cpu_T[0]);
6580 if ((b & 1) && (prefixes & PREFIX_REPZ) &&
6581 (s->cpuid_ext3_features & CPUID_EXT3_ABM)) {
6582 switch(ot) {
6583 case OT_WORD: gen_helper_lzcnt(cpu_T[0], t0,
6584 tcg_const_i32(16)); break;
6585 case OT_LONG: gen_helper_lzcnt(cpu_T[0], t0,
6586 tcg_const_i32(32)); break;
6587 case OT_QUAD: gen_helper_lzcnt(cpu_T[0], t0,
6588 tcg_const_i32(64)); break;
6589 }
6590 gen_op_mov_reg_T0(ot, reg);
6591 } else {
6592 label1 = gen_new_label();
6593 tcg_gen_movi_tl(cpu_cc_dst, 0);
6594 tcg_gen_brcondi_tl(TCG_COND_EQ, t0, 0, label1);
6595 if (b & 1) {
6596 gen_helper_bsr(cpu_T[0], t0);
6597 } else {
6598 gen_helper_bsf(cpu_T[0], t0);
6599 }
6600 gen_op_mov_reg_T0(ot, reg);
6601 tcg_gen_movi_tl(cpu_cc_dst, 1);
6602 gen_set_label(label1);
6603 tcg_gen_discard_tl(cpu_cc_src);
6604 s->cc_op = CC_OP_LOGICB + ot;
6605 }
6606 tcg_temp_free(t0);
6607 }
6608 break;
6609 /************************/
6610 /* bcd */
6611 case 0x27: /* daa */
6612 if (CODE64(s))
6613 goto illegal_op;
6614 if (s->cc_op != CC_OP_DYNAMIC)
6615 gen_op_set_cc_op(s->cc_op);
6616 gen_helper_daa();
6617 s->cc_op = CC_OP_EFLAGS;
6618 break;
6619 case 0x2f: /* das */
6620 if (CODE64(s))
6621 goto illegal_op;
6622 if (s->cc_op != CC_OP_DYNAMIC)
6623 gen_op_set_cc_op(s->cc_op);
6624 gen_helper_das();
6625 s->cc_op = CC_OP_EFLAGS;
6626 break;
6627 case 0x37: /* aaa */
6628 if (CODE64(s))
6629 goto illegal_op;
6630 if (s->cc_op != CC_OP_DYNAMIC)
6631 gen_op_set_cc_op(s->cc_op);
6632 gen_helper_aaa();
6633 s->cc_op = CC_OP_EFLAGS;
6634 break;
6635 case 0x3f: /* aas */
6636 if (CODE64(s))
6637 goto illegal_op;
6638 if (s->cc_op != CC_OP_DYNAMIC)
6639 gen_op_set_cc_op(s->cc_op);
6640 gen_helper_aas();
6641 s->cc_op = CC_OP_EFLAGS;
6642 break;
6643 case 0xd4: /* aam */
6644 if (CODE64(s))
6645 goto illegal_op;
6646 val = ldub_code(s->pc++);
6647 if (val == 0) {
6648 gen_exception(s, EXCP00_DIVZ, pc_start - s->cs_base);
6649 } else {
6650 gen_helper_aam(tcg_const_i32(val));
6651 s->cc_op = CC_OP_LOGICB;
6652 }
6653 break;
6654 case 0xd5: /* aad */
6655 if (CODE64(s))
6656 goto illegal_op;
6657 val = ldub_code(s->pc++);
6658 gen_helper_aad(tcg_const_i32(val));
6659 s->cc_op = CC_OP_LOGICB;
6660 break;
6661 /************************/
6662 /* misc */
6663 case 0x90: /* nop */
6664 /* XXX: xchg + rex handling */
6665 /* XXX: correct lock test for all insn */
6666 if (prefixes & PREFIX_LOCK)
6667 goto illegal_op;
6668 if (prefixes & PREFIX_REPZ) {
6669 gen_svm_check_intercept(s, pc_start, SVM_EXIT_PAUSE);
6670 }
6671 break;
6672 case 0x9b: /* fwait */
6673 if ((s->flags & (HF_MP_MASK | HF_TS_MASK)) ==
6674 (HF_MP_MASK | HF_TS_MASK)) {
6675 gen_exception(s, EXCP07_PREX, pc_start - s->cs_base);
6676 } else {
6677 if (s->cc_op != CC_OP_DYNAMIC)
6678 gen_op_set_cc_op(s->cc_op);
6679 gen_jmp_im(pc_start - s->cs_base);
6680 gen_helper_fwait();
6681 }
6682 break;
6683 case 0xcc: /* int3 */
6684 gen_interrupt(s, EXCP03_INT3, pc_start - s->cs_base, s->pc - s->cs_base);
6685 break;
6686 case 0xcd: /* int N */
6687 val = ldub_code(s->pc++);
6688 if (s->vm86 && s->iopl != 3) {
6689 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
6690 } else {
6691 gen_interrupt(s, val, pc_start - s->cs_base, s->pc - s->cs_base);
6692 }
6693 break;
6694 case 0xce: /* into */
6695 if (CODE64(s))
6696 goto illegal_op;
6697 if (s->cc_op != CC_OP_DYNAMIC)
6698 gen_op_set_cc_op(s->cc_op);
6699 gen_jmp_im(pc_start - s->cs_base);
6700 gen_helper_into(tcg_const_i32(s->pc - pc_start));
6701 break;
6702 #ifdef WANT_ICEBP
6703 case 0xf1: /* icebp (undocumented, exits to external debugger) */
6704 gen_svm_check_intercept(s, pc_start, SVM_EXIT_ICEBP);
6705 #if 1
6706 gen_debug(s, pc_start - s->cs_base);
6707 #else
6708 /* start debug */
6709 tb_flush(cpu_single_env);
6710 cpu_set_log(CPU_LOG_INT | CPU_LOG_TB_IN_ASM);
6711 #endif
6712 break;
6713 #endif
6714 case 0xfa: /* cli */
6715 if (!s->vm86) {
6716 if (s->cpl <= s->iopl) {
6717 gen_helper_cli();
6718 } else {
6719 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
6720 }
6721 } else {
6722 if (s->iopl == 3) {
6723 gen_helper_cli();
6724 } else {
6725 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
6726 }
6727 }
6728 break;
6729 case 0xfb: /* sti */
6730 if (!s->vm86) {
6731 if (s->cpl <= s->iopl) {
6732 gen_sti:
6733 gen_helper_sti();
6734 /* interruptions are enabled only the first insn after sti */
6735 /* If several instructions disable interrupts, only the
6736 _first_ does it */
6737 if (!(s->tb->flags & HF_INHIBIT_IRQ_MASK))
6738 gen_helper_set_inhibit_irq();
6739 /* give a chance to handle pending irqs */
6740 gen_jmp_im(s->pc - s->cs_base);
6741 gen_eob(s);
6742 } else {
6743 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
6744 }
6745 } else {
6746 if (s->iopl == 3) {
6747 goto gen_sti;
6748 } else {
6749 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
6750 }
6751 }
6752 break;
6753 case 0x62: /* bound */
6754 if (CODE64(s))
6755 goto illegal_op;
6756 ot = dflag ? OT_LONG : OT_WORD;
6757 modrm = ldub_code(s->pc++);
6758 reg = (modrm >> 3) & 7;
6759 mod = (modrm >> 6) & 3;
6760 if (mod == 3)
6761 goto illegal_op;
6762 gen_op_mov_TN_reg(ot, 0, reg);
6763 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
6764 gen_jmp_im(pc_start - s->cs_base);
6765 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
6766 if (ot == OT_WORD)
6767 gen_helper_boundw(cpu_A0, cpu_tmp2_i32);
6768 else
6769 gen_helper_boundl(cpu_A0, cpu_tmp2_i32);
6770 break;
6771 case 0x1c8 ... 0x1cf: /* bswap reg */
6772 reg = (b & 7) | REX_B(s);
6773 #ifdef TARGET_X86_64
6774 if (dflag == 2) {
6775 gen_op_mov_TN_reg(OT_QUAD, 0, reg);
6776 tcg_gen_bswap64_i64(cpu_T[0], cpu_T[0]);
6777 gen_op_mov_reg_T0(OT_QUAD, reg);
6778 } else
6779 #endif
6780 {
6781 gen_op_mov_TN_reg(OT_LONG, 0, reg);
6782 tcg_gen_ext32u_tl(cpu_T[0], cpu_T[0]);
6783 tcg_gen_bswap32_tl(cpu_T[0], cpu_T[0]);
6784 gen_op_mov_reg_T0(OT_LONG, reg);
6785 }
6786 break;
6787 case 0xd6: /* salc */
6788 if (CODE64(s))
6789 goto illegal_op;
6790 if (s->cc_op != CC_OP_DYNAMIC)
6791 gen_op_set_cc_op(s->cc_op);
6792 gen_compute_eflags_c(cpu_T[0]);
6793 tcg_gen_neg_tl(cpu_T[0], cpu_T[0]);
6794 gen_op_mov_reg_T0(OT_BYTE, R_EAX);
6795 break;
6796 case 0xe0: /* loopnz */
6797 case 0xe1: /* loopz */
6798 case 0xe2: /* loop */
6799 case 0xe3: /* jecxz */
6800 {
6801 int l1, l2, l3;
6802
6803 tval = (int8_t)insn_get(s, OT_BYTE);
6804 next_eip = s->pc - s->cs_base;
6805 tval += next_eip;
6806 if (s->dflag == 0)
6807 tval &= 0xffff;
6808
6809 l1 = gen_new_label();
6810 l2 = gen_new_label();
6811 l3 = gen_new_label();
6812 b &= 3;
6813 switch(b) {
6814 case 0: /* loopnz */
6815 case 1: /* loopz */
6816 if (s->cc_op != CC_OP_DYNAMIC)
6817 gen_op_set_cc_op(s->cc_op);
6818 gen_op_add_reg_im(s->aflag, R_ECX, -1);
6819 gen_op_jz_ecx(s->aflag, l3);
6820 gen_compute_eflags(cpu_tmp0);
6821 tcg_gen_andi_tl(cpu_tmp0, cpu_tmp0, CC_Z);
6822 if (b == 0) {
6823 tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_tmp0, 0, l1);
6824 } else {
6825 tcg_gen_brcondi_tl(TCG_COND_NE, cpu_tmp0, 0, l1);
6826 }
6827 break;
6828 case 2: /* loop */
6829 gen_op_add_reg_im(s->aflag, R_ECX, -1);
6830 gen_op_jnz_ecx(s->aflag, l1);
6831 break;
6832 default:
6833 case 3: /* jcxz */
6834 gen_op_jz_ecx(s->aflag, l1);
6835 break;
6836 }
6837
6838 gen_set_label(l3);
6839 gen_jmp_im(next_eip);
6840 tcg_gen_br(l2);
6841
6842 gen_set_label(l1);
6843 gen_jmp_im(tval);
6844 gen_set_label(l2);
6845 gen_eob(s);
6846 }
6847 break;
6848 case 0x130: /* wrmsr */
6849 case 0x132: /* rdmsr */
6850 if (s->cpl != 0) {
6851 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
6852 } else {
6853 if (s->cc_op != CC_OP_DYNAMIC)
6854 gen_op_set_cc_op(s->cc_op);
6855 gen_jmp_im(pc_start - s->cs_base);
6856 if (b & 2) {
6857 gen_helper_rdmsr();
6858 } else {
6859 gen_helper_wrmsr();
6860 }
6861 }
6862 break;
6863 case 0x131: /* rdtsc */
6864 if (s->cc_op != CC_OP_DYNAMIC)
6865 gen_op_set_cc_op(s->cc_op);
6866 gen_jmp_im(pc_start - s->cs_base);
6867 if (use_icount)
6868 gen_io_start();
6869 gen_helper_rdtsc();
6870 if (use_icount) {
6871 gen_io_end();
6872 gen_jmp(s, s->pc - s->cs_base);
6873 }
6874 break;
6875 case 0x133: /* rdpmc */
6876 if (s->cc_op != CC_OP_DYNAMIC)
6877 gen_op_set_cc_op(s->cc_op);
6878 gen_jmp_im(pc_start - s->cs_base);
6879 gen_helper_rdpmc();
6880 break;
6881 case 0x134: /* sysenter */
6882 /* For Intel SYSENTER is valid on 64-bit */
6883 if (CODE64(s) && cpu_single_env->cpuid_vendor1 != CPUID_VENDOR_INTEL_1)
6884 goto illegal_op;
6885 if (!s->pe) {
6886 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
6887 } else {
6888 if (s->cc_op != CC_OP_DYNAMIC) {
6889 gen_op_set_cc_op(s->cc_op);
6890 s->cc_op = CC_OP_DYNAMIC;
6891 }
6892 gen_jmp_im(pc_start - s->cs_base);
6893 gen_helper_sysenter();
6894 gen_eob(s);
6895 }
6896 break;
6897 case 0x135: /* sysexit */
6898 /* For Intel SYSEXIT is valid on 64-bit */
6899 if (CODE64(s) && cpu_single_env->cpuid_vendor1 != CPUID_VENDOR_INTEL_1)
6900 goto illegal_op;
6901 if (!s->pe) {
6902 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
6903 } else {
6904 if (s->cc_op != CC_OP_DYNAMIC) {
6905 gen_op_set_cc_op(s->cc_op);
6906 s->cc_op = CC_OP_DYNAMIC;
6907 }
6908 gen_jmp_im(pc_start - s->cs_base);
6909 gen_helper_sysexit(tcg_const_i32(dflag));
6910 gen_eob(s);
6911 }
6912 break;
6913 #ifdef TARGET_X86_64
6914 case 0x105: /* syscall */
6915 /* XXX: is it usable in real mode ? */
6916 if (s->cc_op != CC_OP_DYNAMIC) {
6917 gen_op_set_cc_op(s->cc_op);
6918 s->cc_op = CC_OP_DYNAMIC;
6919 }
6920 gen_jmp_im(pc_start - s->cs_base);
6921 gen_helper_syscall(tcg_const_i32(s->pc - pc_start));
6922 gen_eob(s);
6923 break;
6924 case 0x107: /* sysret */
6925 if (!s->pe) {
6926 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
6927 } else {
6928 if (s->cc_op != CC_OP_DYNAMIC) {
6929 gen_op_set_cc_op(s->cc_op);
6930 s->cc_op = CC_OP_DYNAMIC;
6931 }
6932 gen_jmp_im(pc_start - s->cs_base);
6933 gen_helper_sysret(tcg_const_i32(s->dflag));
6934 /* condition codes are modified only in long mode */
6935 if (s->lma)
6936 s->cc_op = CC_OP_EFLAGS;
6937 gen_eob(s);
6938 }
6939 break;
6940 #endif
6941 case 0x1a2: /* cpuid */
6942 if (s->cc_op != CC_OP_DYNAMIC)
6943 gen_op_set_cc_op(s->cc_op);
6944 gen_jmp_im(pc_start - s->cs_base);
6945 gen_helper_cpuid();
6946 break;
6947 case 0xf4: /* hlt */
6948 if (s->cpl != 0) {
6949 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
6950 } else {
6951 if (s->cc_op != CC_OP_DYNAMIC)
6952 gen_op_set_cc_op(s->cc_op);
6953 gen_jmp_im(pc_start - s->cs_base);
6954 gen_helper_hlt(tcg_const_i32(s->pc - pc_start));
6955 s->is_jmp = 3;
6956 }
6957 break;
6958 case 0x100:
6959 modrm = ldub_code(s->pc++);
6960 mod = (modrm >> 6) & 3;
6961 op = (modrm >> 3) & 7;
6962 switch(op) {
6963 case 0: /* sldt */
6964 if (!s->pe || s->vm86)
6965 goto illegal_op;
6966 gen_svm_check_intercept(s, pc_start, SVM_EXIT_LDTR_READ);
6967 tcg_gen_ld32u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,ldt.selector));
6968 ot = OT_WORD;
6969 if (mod == 3)
6970 ot += s->dflag;
6971 gen_ldst_modrm(s, modrm, ot, OR_TMP0, 1);
6972 break;
6973 case 2: /* lldt */
6974 if (!s->pe || s->vm86)
6975 goto illegal_op;
6976 if (s->cpl != 0) {
6977 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
6978 } else {
6979 gen_svm_check_intercept(s, pc_start, SVM_EXIT_LDTR_WRITE);
6980 gen_ldst_modrm(s, modrm, OT_WORD, OR_TMP0, 0);
6981 gen_jmp_im(pc_start - s->cs_base);
6982 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
6983 gen_helper_lldt(cpu_tmp2_i32);
6984 }
6985 break;
6986 case 1: /* str */
6987 if (!s->pe || s->vm86)
6988 goto illegal_op;
6989 gen_svm_check_intercept(s, pc_start, SVM_EXIT_TR_READ);
6990 tcg_gen_ld32u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,tr.selector));
6991 ot = OT_WORD;
6992 if (mod == 3)
6993 ot += s->dflag;
6994 gen_ldst_modrm(s, modrm, ot, OR_TMP0, 1);
6995 break;
6996 case 3: /* ltr */
6997 if (!s->pe || s->vm86)
6998 goto illegal_op;
6999 if (s->cpl != 0) {
7000 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
7001 } else {
7002 gen_svm_check_intercept(s, pc_start, SVM_EXIT_TR_WRITE);
7003 gen_ldst_modrm(s, modrm, OT_WORD, OR_TMP0, 0);
7004 gen_jmp_im(pc_start - s->cs_base);
7005 tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
7006 gen_helper_ltr(cpu_tmp2_i32);
7007 }
7008 break;
7009 case 4: /* verr */
7010 case 5: /* verw */
7011 if (!s->pe || s->vm86)
7012 goto illegal_op;
7013 gen_ldst_modrm(s, modrm, OT_WORD, OR_TMP0, 0);
7014 if (s->cc_op != CC_OP_DYNAMIC)
7015 gen_op_set_cc_op(s->cc_op);
7016 if (op == 4)
7017 gen_helper_verr(cpu_T[0]);
7018 else
7019 gen_helper_verw(cpu_T[0]);
7020 s->cc_op = CC_OP_EFLAGS;
7021 break;
7022 default:
7023 goto illegal_op;
7024 }
7025 break;
7026 case 0x101:
7027 modrm = ldub_code(s->pc++);
7028 mod = (modrm >> 6) & 3;
7029 op = (modrm >> 3) & 7;
7030 rm = modrm & 7;
7031 switch(op) {
7032 case 0: /* sgdt */
7033 if (mod == 3)
7034 goto illegal_op;
7035 gen_svm_check_intercept(s, pc_start, SVM_EXIT_GDTR_READ);
7036 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
7037 tcg_gen_ld32u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State, gdt.limit));
7038 gen_op_st_T0_A0(OT_WORD + s->mem_index);
7039 gen_add_A0_im(s, 2);
7040 tcg_gen_ld_tl(cpu_T[0], cpu_env, offsetof(CPUX86State, gdt.base));
7041 if (!s->dflag)
7042 gen_op_andl_T0_im(0xffffff);
7043 gen_op_st_T0_A0(CODE64(s) + OT_LONG + s->mem_index);
7044 break;
7045 case 1:
7046 if (mod == 3) {
7047 switch (rm) {
7048 case 0: /* monitor */
7049 if (!(s->cpuid_ext_features & CPUID_EXT_MONITOR) ||
7050 s->cpl != 0)
7051 goto illegal_op;
7052 if (s->cc_op != CC_OP_DYNAMIC)
7053 gen_op_set_cc_op(s->cc_op);
7054 gen_jmp_im(pc_start - s->cs_base);
7055 #ifdef TARGET_X86_64
7056 if (s->aflag == 2) {
7057 gen_op_movq_A0_reg(R_EAX);
7058 } else
7059 #endif
7060 {
7061 gen_op_movl_A0_reg(R_EAX);
7062 if (s->aflag == 0)
7063 gen_op_andl_A0_ffff();
7064 }
7065 gen_add_A0_ds_seg(s);
7066 gen_helper_monitor(cpu_A0);
7067 break;
7068 case 1: /* mwait */
7069 if (!(s->cpuid_ext_features & CPUID_EXT_MONITOR) ||
7070 s->cpl != 0)
7071 goto illegal_op;
7072 if (s->cc_op != CC_OP_DYNAMIC) {
7073 gen_op_set_cc_op(s->cc_op);
7074 s->cc_op = CC_OP_DYNAMIC;
7075 }
7076 gen_jmp_im(pc_start - s->cs_base);
7077 gen_helper_mwait(tcg_const_i32(s->pc - pc_start));
7078 gen_eob(s);
7079 break;
7080 default:
7081 goto illegal_op;
7082 }
7083 } else { /* sidt */
7084 gen_svm_check_intercept(s, pc_start, SVM_EXIT_IDTR_READ);
7085 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
7086 tcg_gen_ld32u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State, idt.limit));
7087 gen_op_st_T0_A0(OT_WORD + s->mem_index);
7088 gen_add_A0_im(s, 2);
7089 tcg_gen_ld_tl(cpu_T[0], cpu_env, offsetof(CPUX86State, idt.base));
7090 if (!s->dflag)
7091 gen_op_andl_T0_im(0xffffff);
7092 gen_op_st_T0_A0(CODE64(s) + OT_LONG + s->mem_index);
7093 }
7094 break;
7095 case 2: /* lgdt */
7096 case 3: /* lidt */
7097 if (mod == 3) {
7098 if (s->cc_op != CC_OP_DYNAMIC)
7099 gen_op_set_cc_op(s->cc_op);
7100 gen_jmp_im(pc_start - s->cs_base);
7101 switch(rm) {
7102 case 0: /* VMRUN */
7103 if (!(s->flags & HF_SVME_MASK) || !s->pe)
7104 goto illegal_op;
7105 if (s->cpl != 0) {
7106 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
7107 break;
7108 } else {
7109 gen_helper_vmrun(tcg_const_i32(s->aflag),
7110 tcg_const_i32(s->pc - pc_start));
7111 tcg_gen_exit_tb(0);
7112 s->is_jmp = 3;
7113 }
7114 break;
7115 case 1: /* VMMCALL */
7116 if (!(s->flags & HF_SVME_MASK))
7117 goto illegal_op;
7118 gen_helper_vmmcall();
7119 break;
7120 case 2: /* VMLOAD */
7121 if (!(s->flags & HF_SVME_MASK) || !s->pe)
7122 goto illegal_op;
7123 if (s->cpl != 0) {
7124 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
7125 break;
7126 } else {
7127 gen_helper_vmload(tcg_const_i32(s->aflag));
7128 }
7129 break;
7130 case 3: /* VMSAVE */
7131 if (!(s->flags & HF_SVME_MASK) || !s->pe)
7132 goto illegal_op;
7133 if (s->cpl != 0) {
7134 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
7135 break;
7136 } else {
7137 gen_helper_vmsave(tcg_const_i32(s->aflag));
7138 }
7139 break;
7140 case 4: /* STGI */
7141 if ((!(s->flags & HF_SVME_MASK) &&
7142 !(s->cpuid_ext3_features & CPUID_EXT3_SKINIT)) ||
7143 !s->pe)
7144 goto illegal_op;
7145 if (s->cpl != 0) {
7146 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
7147 break;
7148 } else {
7149 gen_helper_stgi();
7150 }
7151 break;
7152 case 5: /* CLGI */
7153 if (!(s->flags & HF_SVME_MASK) || !s->pe)
7154 goto illegal_op;
7155 if (s->cpl != 0) {
7156 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
7157 break;
7158 } else {
7159 gen_helper_clgi();
7160 }
7161 break;
7162 case 6: /* SKINIT */
7163 if ((!(s->flags & HF_SVME_MASK) &&
7164 !(s->cpuid_ext3_features & CPUID_EXT3_SKINIT)) ||
7165 !s->pe)
7166 goto illegal_op;
7167 gen_helper_skinit();
7168 break;
7169 case 7: /* INVLPGA */
7170 if (!(s->flags & HF_SVME_MASK) || !s->pe)
7171 goto illegal_op;
7172 if (s->cpl != 0) {
7173 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
7174 break;
7175 } else {
7176 gen_helper_invlpga(tcg_const_i32(s->aflag));
7177 }
7178 break;
7179 default:
7180 goto illegal_op;
7181 }
7182 } else if (s->cpl != 0) {
7183 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
7184 } else {
7185 gen_svm_check_intercept(s, pc_start,
7186 op==2 ? SVM_EXIT_GDTR_WRITE : SVM_EXIT_IDTR_WRITE);
7187 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
7188 gen_op_ld_T1_A0(OT_WORD + s->mem_index);
7189 gen_add_A0_im(s, 2);
7190 gen_op_ld_T0_A0(CODE64(s) + OT_LONG + s->mem_index);
7191 if (!s->dflag)
7192 gen_op_andl_T0_im(0xffffff);
7193 if (op == 2) {
7194 tcg_gen_st_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,gdt.base));
7195 tcg_gen_st32_tl(cpu_T[1], cpu_env, offsetof(CPUX86State,gdt.limit));
7196 } else {
7197 tcg_gen_st_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,idt.base));
7198 tcg_gen_st32_tl(cpu_T[1], cpu_env, offsetof(CPUX86State,idt.limit));
7199 }
7200 }
7201 break;
7202 case 4: /* smsw */
7203 gen_svm_check_intercept(s, pc_start, SVM_EXIT_READ_CR0);
7204 #if defined TARGET_X86_64 && defined HOST_WORDS_BIGENDIAN
7205 tcg_gen_ld32u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,cr[0]) + 4);
7206 #else
7207 tcg_gen_ld32u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,cr[0]));
7208 #endif
7209 gen_ldst_modrm(s, modrm, OT_WORD, OR_TMP0, 1);
7210 break;
7211 case 6: /* lmsw */
7212 if (s->cpl != 0) {
7213 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
7214 } else {
7215 gen_svm_check_intercept(s, pc_start, SVM_EXIT_WRITE_CR0);
7216 gen_ldst_modrm(s, modrm, OT_WORD, OR_TMP0, 0);
7217 gen_helper_lmsw(cpu_T[0]);
7218 gen_jmp_im(s->pc - s->cs_base);
7219 gen_eob(s);
7220 }
7221 break;
7222 case 7:
7223 if (mod != 3) { /* invlpg */
7224 if (s->cpl != 0) {
7225 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
7226 } else {
7227 if (s->cc_op != CC_OP_DYNAMIC)
7228 gen_op_set_cc_op(s->cc_op);
7229 gen_jmp_im(pc_start - s->cs_base);
7230 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
7231 gen_helper_invlpg(cpu_A0);
7232 gen_jmp_im(s->pc - s->cs_base);
7233 gen_eob(s);
7234 }
7235 } else {
7236 switch (rm) {
7237 case 0: /* swapgs */
7238 #ifdef TARGET_X86_64
7239 if (CODE64(s)) {
7240 if (s->cpl != 0) {
7241 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
7242 } else {
7243 tcg_gen_ld_tl(cpu_T[0], cpu_env,
7244 offsetof(CPUX86State,segs[R_GS].base));
7245 tcg_gen_ld_tl(cpu_T[1], cpu_env,
7246 offsetof(CPUX86State,kernelgsbase));
7247 tcg_gen_st_tl(cpu_T[1], cpu_env,
7248 offsetof(CPUX86State,segs[R_GS].base));
7249 tcg_gen_st_tl(cpu_T[0], cpu_env,
7250 offsetof(CPUX86State,kernelgsbase));
7251 }
7252 } else
7253 #endif
7254 {
7255 goto illegal_op;
7256 }
7257 break;
7258 case 1: /* rdtscp */
7259 if (!(s->cpuid_ext2_features & CPUID_EXT2_RDTSCP))
7260 goto illegal_op;
7261 if (s->cc_op != CC_OP_DYNAMIC)
7262 gen_op_set_cc_op(s->cc_op);
7263 gen_jmp_im(pc_start - s->cs_base);
7264 if (use_icount)
7265 gen_io_start();
7266 gen_helper_rdtscp();
7267 if (use_icount) {
7268 gen_io_end();
7269 gen_jmp(s, s->pc - s->cs_base);
7270 }
7271 break;
7272 default:
7273 goto illegal_op;
7274 }
7275 }
7276 break;
7277 default:
7278 goto illegal_op;
7279 }
7280 break;
7281 case 0x108: /* invd */
7282 case 0x109: /* wbinvd */
7283 if (s->cpl != 0) {
7284 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
7285 } else {
7286 gen_svm_check_intercept(s, pc_start, (b & 2) ? SVM_EXIT_INVD : SVM_EXIT_WBINVD);
7287 /* nothing to do */
7288 }
7289 break;
7290 case 0x63: /* arpl or movslS (x86_64) */
7291 #ifdef TARGET_X86_64
7292 if (CODE64(s)) {
7293 int d_ot;
7294 /* d_ot is the size of destination */
7295 d_ot = dflag + OT_WORD;
7296
7297 modrm = ldub_code(s->pc++);
7298 reg = ((modrm >> 3) & 7) | rex_r;
7299 mod = (modrm >> 6) & 3;
7300 rm = (modrm & 7) | REX_B(s);
7301
7302 if (mod == 3) {
7303 gen_op_mov_TN_reg(OT_LONG, 0, rm);
7304 /* sign extend */
7305 if (d_ot == OT_QUAD)
7306 tcg_gen_ext32s_tl(cpu_T[0], cpu_T[0]);
7307 gen_op_mov_reg_T0(d_ot, reg);
7308 } else {
7309 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
7310 if (d_ot == OT_QUAD) {
7311 gen_op_lds_T0_A0(OT_LONG + s->mem_index);
7312 } else {
7313 gen_op_ld_T0_A0(OT_LONG + s->mem_index);
7314 }
7315 gen_op_mov_reg_T0(d_ot, reg);
7316 }
7317 } else
7318 #endif
7319 {
7320 int label1;
7321 TCGv t0, t1, t2, a0;
7322
7323 if (!s->pe || s->vm86)
7324 goto illegal_op;
7325 t0 = tcg_temp_local_new();
7326 t1 = tcg_temp_local_new();
7327 t2 = tcg_temp_local_new();
7328 ot = OT_WORD;
7329 modrm = ldub_code(s->pc++);
7330 reg = (modrm >> 3) & 7;
7331 mod = (modrm >> 6) & 3;
7332 rm = modrm & 7;
7333 if (mod != 3) {
7334 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
7335 gen_op_ld_v(ot + s->mem_index, t0, cpu_A0);
7336 a0 = tcg_temp_local_new();
7337 tcg_gen_mov_tl(a0, cpu_A0);
7338 } else {
7339 gen_op_mov_v_reg(ot, t0, rm);
7340 TCGV_UNUSED(a0);
7341 }
7342 gen_op_mov_v_reg(ot, t1, reg);
7343 tcg_gen_andi_tl(cpu_tmp0, t0, 3);
7344 tcg_gen_andi_tl(t1, t1, 3);
7345 tcg_gen_movi_tl(t2, 0);
7346 label1 = gen_new_label();
7347 tcg_gen_brcond_tl(TCG_COND_GE, cpu_tmp0, t1, label1);
7348 tcg_gen_andi_tl(t0, t0, ~3);
7349 tcg_gen_or_tl(t0, t0, t1);
7350 tcg_gen_movi_tl(t2, CC_Z);
7351 gen_set_label(label1);
7352 if (mod != 3) {
7353 gen_op_st_v(ot + s->mem_index, t0, a0);
7354 tcg_temp_free(a0);
7355 } else {
7356 gen_op_mov_reg_v(ot, rm, t0);
7357 }
7358 if (s->cc_op != CC_OP_DYNAMIC)
7359 gen_op_set_cc_op(s->cc_op);
7360 gen_compute_eflags(cpu_cc_src);
7361 tcg_gen_andi_tl(cpu_cc_src, cpu_cc_src, ~CC_Z);
7362 tcg_gen_or_tl(cpu_cc_src, cpu_cc_src, t2);
7363 s->cc_op = CC_OP_EFLAGS;
7364 tcg_temp_free(t0);
7365 tcg_temp_free(t1);
7366 tcg_temp_free(t2);
7367 }
7368 break;
7369 case 0x102: /* lar */
7370 case 0x103: /* lsl */
7371 {
7372 int label1;
7373 TCGv t0;
7374 if (!s->pe || s->vm86)
7375 goto illegal_op;
7376 ot = dflag ? OT_LONG : OT_WORD;
7377 modrm = ldub_code(s->pc++);
7378 reg = ((modrm >> 3) & 7) | rex_r;
7379 gen_ldst_modrm(s, modrm, OT_WORD, OR_TMP0, 0);
7380 t0 = tcg_temp_local_new();
7381 if (s->cc_op != CC_OP_DYNAMIC)
7382 gen_op_set_cc_op(s->cc_op);
7383 if (b == 0x102)
7384 gen_helper_lar(t0, cpu_T[0]);
7385 else
7386 gen_helper_lsl(t0, cpu_T[0]);
7387 tcg_gen_andi_tl(cpu_tmp0, cpu_cc_src, CC_Z);
7388 label1 = gen_new_label();
7389 tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_tmp0, 0, label1);
7390 gen_op_mov_reg_v(ot, reg, t0);
7391 gen_set_label(label1);
7392 s->cc_op = CC_OP_EFLAGS;
7393 tcg_temp_free(t0);
7394 }
7395 break;
7396 case 0x118:
7397 modrm = ldub_code(s->pc++);
7398 mod = (modrm >> 6) & 3;
7399 op = (modrm >> 3) & 7;
7400 switch(op) {
7401 case 0: /* prefetchnta */
7402 case 1: /* prefetchnt0 */
7403 case 2: /* prefetchnt0 */
7404 case 3: /* prefetchnt0 */
7405 if (mod == 3)
7406 goto illegal_op;
7407 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
7408 /* nothing more to do */
7409 break;
7410 default: /* nop (multi byte) */
7411 gen_nop_modrm(s, modrm);
7412 break;
7413 }
7414 break;
7415 case 0x119 ... 0x11f: /* nop (multi byte) */
7416 modrm = ldub_code(s->pc++);
7417 gen_nop_modrm(s, modrm);
7418 break;
7419 case 0x120: /* mov reg, crN */
7420 case 0x122: /* mov crN, reg */
7421 if (s->cpl != 0) {
7422 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
7423 } else {
7424 modrm = ldub_code(s->pc++);
7425 if ((modrm & 0xc0) != 0xc0)
7426 goto illegal_op;
7427 rm = (modrm & 7) | REX_B(s);
7428 reg = ((modrm >> 3) & 7) | rex_r;
7429 if (CODE64(s))
7430 ot = OT_QUAD;
7431 else
7432 ot = OT_LONG;
7433 if ((prefixes & PREFIX_LOCK) && (reg == 0) &&
7434 (s->cpuid_ext3_features & CPUID_EXT3_CR8LEG)) {
7435 reg = 8;
7436 }
7437 switch(reg) {
7438 case 0:
7439 case 2:
7440 case 3:
7441 case 4:
7442 case 8:
7443 if (s->cc_op != CC_OP_DYNAMIC)
7444 gen_op_set_cc_op(s->cc_op);
7445 gen_jmp_im(pc_start - s->cs_base);
7446 if (b & 2) {
7447 gen_op_mov_TN_reg(ot, 0, rm);
7448 gen_helper_write_crN(tcg_const_i32(reg), cpu_T[0]);
7449 gen_jmp_im(s->pc - s->cs_base);
7450 gen_eob(s);
7451 } else {
7452 gen_helper_read_crN(cpu_T[0], tcg_const_i32(reg));
7453 gen_op_mov_reg_T0(ot, rm);
7454 }
7455 break;
7456 default:
7457 goto illegal_op;
7458 }
7459 }
7460 break;
7461 case 0x121: /* mov reg, drN */
7462 case 0x123: /* mov drN, reg */
7463 if (s->cpl != 0) {
7464 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
7465 } else {
7466 modrm = ldub_code(s->pc++);
7467 if ((modrm & 0xc0) != 0xc0)
7468 goto illegal_op;
7469 rm = (modrm & 7) | REX_B(s);
7470 reg = ((modrm >> 3) & 7) | rex_r;
7471 if (CODE64(s))
7472 ot = OT_QUAD;
7473 else
7474 ot = OT_LONG;
7475 /* XXX: do it dynamically with CR4.DE bit */
7476 if (reg == 4 || reg == 5 || reg >= 8)
7477 goto illegal_op;
7478 if (b & 2) {
7479 gen_svm_check_intercept(s, pc_start, SVM_EXIT_WRITE_DR0 + reg);
7480 gen_op_mov_TN_reg(ot, 0, rm);
7481 gen_helper_movl_drN_T0(tcg_const_i32(reg), cpu_T[0]);
7482 gen_jmp_im(s->pc - s->cs_base);
7483 gen_eob(s);
7484 } else {
7485 gen_svm_check_intercept(s, pc_start, SVM_EXIT_READ_DR0 + reg);
7486 tcg_gen_ld_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,dr[reg]));
7487 gen_op_mov_reg_T0(ot, rm);
7488 }
7489 }
7490 break;
7491 case 0x106: /* clts */
7492 if (s->cpl != 0) {
7493 gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base);
7494 } else {
7495 gen_svm_check_intercept(s, pc_start, SVM_EXIT_WRITE_CR0);
7496 gen_helper_clts();
7497 /* abort block because static cpu state changed */
7498 gen_jmp_im(s->pc - s->cs_base);
7499 gen_eob(s);
7500 }
7501 break;
7502 /* MMX/3DNow!/SSE/SSE2/SSE3/SSSE3/SSE4 support */
7503 case 0x1c3: /* MOVNTI reg, mem */
7504 if (!(s->cpuid_features & CPUID_SSE2))
7505 goto illegal_op;
7506 ot = s->dflag == 2 ? OT_QUAD : OT_LONG;
7507 modrm = ldub_code(s->pc++);
7508 mod = (modrm >> 6) & 3;
7509 if (mod == 3)
7510 goto illegal_op;
7511 reg = ((modrm >> 3) & 7) | rex_r;
7512 /* generate a generic store */
7513 gen_ldst_modrm(s, modrm, ot, reg, 1);
7514 break;
7515 case 0x1ae:
7516 modrm = ldub_code(s->pc++);
7517 mod = (modrm >> 6) & 3;
7518 op = (modrm >> 3) & 7;
7519 switch(op) {
7520 case 0: /* fxsave */
7521 if (mod == 3 || !(s->cpuid_features & CPUID_FXSR) ||
7522 (s->prefix & PREFIX_LOCK))
7523 goto illegal_op;
7524 if ((s->flags & HF_EM_MASK) || (s->flags & HF_TS_MASK)) {
7525 gen_exception(s, EXCP07_PREX, pc_start - s->cs_base);
7526 break;
7527 }
7528 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
7529 if (s->cc_op != CC_OP_DYNAMIC)
7530 gen_op_set_cc_op(s->cc_op);
7531 gen_jmp_im(pc_start - s->cs_base);
7532 gen_helper_fxsave(cpu_A0, tcg_const_i32((s->dflag == 2)));
7533 break;
7534 case 1: /* fxrstor */
7535 if (mod == 3 || !(s->cpuid_features & CPUID_FXSR) ||
7536 (s->prefix & PREFIX_LOCK))
7537 goto illegal_op;
7538 if ((s->flags & HF_EM_MASK) || (s->flags & HF_TS_MASK)) {
7539 gen_exception(s, EXCP07_PREX, pc_start - s->cs_base);
7540 break;
7541 }
7542 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
7543 if (s->cc_op != CC_OP_DYNAMIC)
7544 gen_op_set_cc_op(s->cc_op);
7545 gen_jmp_im(pc_start - s->cs_base);
7546 gen_helper_fxrstor(cpu_A0, tcg_const_i32((s->dflag == 2)));
7547 break;
7548 case 2: /* ldmxcsr */
7549 case 3: /* stmxcsr */
7550 if (s->flags & HF_TS_MASK) {
7551 gen_exception(s, EXCP07_PREX, pc_start - s->cs_base);
7552 break;
7553 }
7554 if ((s->flags & HF_EM_MASK) || !(s->flags & HF_OSFXSR_MASK) ||
7555 mod == 3)
7556 goto illegal_op;
7557 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
7558 if (op == 2) {
7559 gen_op_ld_T0_A0(OT_LONG + s->mem_index);
7560 tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State, mxcsr));
7561 } else {
7562 tcg_gen_ld32u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State, mxcsr));
7563 gen_op_st_T0_A0(OT_LONG + s->mem_index);
7564 }
7565 break;
7566 case 5: /* lfence */
7567 case 6: /* mfence */
7568 if ((modrm & 0xc7) != 0xc0 || !(s->cpuid_features & CPUID_SSE))
7569 goto illegal_op;
7570 break;
7571 case 7: /* sfence / clflush */
7572 if ((modrm & 0xc7) == 0xc0) {
7573 /* sfence */
7574 /* XXX: also check for cpuid_ext2_features & CPUID_EXT2_EMMX */
7575 if (!(s->cpuid_features & CPUID_SSE))
7576 goto illegal_op;
7577 } else {
7578 /* clflush */
7579 if (!(s->cpuid_features & CPUID_CLFLUSH))
7580 goto illegal_op;
7581 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
7582 }
7583 break;
7584 default:
7585 goto illegal_op;
7586 }
7587 break;
7588 case 0x10d: /* 3DNow! prefetch(w) */
7589 modrm = ldub_code(s->pc++);
7590 mod = (modrm >> 6) & 3;
7591 if (mod == 3)
7592 goto illegal_op;
7593 gen_lea_modrm(s, modrm, &reg_addr, &offset_addr);
7594 /* ignore for now */
7595 break;
7596 case 0x1aa: /* rsm */
7597 gen_svm_check_intercept(s, pc_start, SVM_EXIT_RSM);
7598 if (!(s->flags & HF_SMM_MASK))
7599 goto illegal_op;
7600 if (s->cc_op != CC_OP_DYNAMIC) {
7601 gen_op_set_cc_op(s->cc_op);
7602 s->cc_op = CC_OP_DYNAMIC;
7603 }
7604 gen_jmp_im(s->pc - s->cs_base);
7605 gen_helper_rsm();
7606 gen_eob(s);
7607 break;
7608 case 0x1b8: /* SSE4.2 popcnt */
7609 if ((prefixes & (PREFIX_REPZ | PREFIX_LOCK | PREFIX_REPNZ)) !=
7610 PREFIX_REPZ)
7611 goto illegal_op;
7612 if (!(s->cpuid_ext_features & CPUID_EXT_POPCNT))
7613 goto illegal_op;
7614
7615 modrm = ldub_code(s->pc++);
7616 reg = ((modrm >> 3) & 7);
7617
7618 if (s->prefix & PREFIX_DATA)
7619 ot = OT_WORD;
7620 else if (s->dflag != 2)
7621 ot = OT_LONG;
7622 else
7623 ot = OT_QUAD;
7624
7625 gen_ldst_modrm(s, modrm, ot, OR_TMP0, 0);
7626 gen_helper_popcnt(cpu_T[0], cpu_T[0], tcg_const_i32(ot));
7627 gen_op_mov_reg_T0(ot, reg);
7628
7629 s->cc_op = CC_OP_EFLAGS;
7630 break;
7631 case 0x10e ... 0x10f:
7632 /* 3DNow! instructions, ignore prefixes */
7633 s->prefix &= ~(PREFIX_REPZ | PREFIX_REPNZ | PREFIX_DATA);
7634 case 0x110 ... 0x117:
7635 case 0x128 ... 0x12f:
7636 case 0x138 ... 0x13a:
7637 case 0x150 ... 0x179:
7638 case 0x17c ... 0x17f:
7639 case 0x1c2:
7640 case 0x1c4 ... 0x1c6:
7641 case 0x1d0 ... 0x1fe:
7642 gen_sse(s, b, pc_start, rex_r);
7643 break;
7644 default:
7645 goto illegal_op;
7646 }
7647 /* lock generation */
7648 if (s->prefix & PREFIX_LOCK)
7649 gen_helper_unlock();
7650 return s->pc;
7651 illegal_op:
7652 if (s->prefix & PREFIX_LOCK)
7653 gen_helper_unlock();
7654 /* XXX: ensure that no lock was generated */
7655 gen_exception(s, EXCP06_ILLOP, pc_start - s->cs_base);
7656 return s->pc;
7657 }
7658
7659 void optimize_flags_init(void)
7660 {
7661 #if TCG_TARGET_REG_BITS == 32
7662 assert(sizeof(CCTable) == (1 << 3));
7663 #else
7664 assert(sizeof(CCTable) == (1 << 4));
7665 #endif
7666 cpu_env = tcg_global_reg_new_ptr(TCG_AREG0, "env");
7667 cpu_cc_op = tcg_global_mem_new_i32(TCG_AREG0,
7668 offsetof(CPUState, cc_op), "cc_op");
7669 cpu_cc_src = tcg_global_mem_new(TCG_AREG0, offsetof(CPUState, cc_src),
7670 "cc_src");
7671 cpu_cc_dst = tcg_global_mem_new(TCG_AREG0, offsetof(CPUState, cc_dst),
7672 "cc_dst");
7673 cpu_cc_tmp = tcg_global_mem_new(TCG_AREG0, offsetof(CPUState, cc_tmp),
7674 "cc_tmp");
7675
7676 #ifdef TARGET_X86_64
7677 cpu_regs[R_EAX] = tcg_global_mem_new_i64(TCG_AREG0,
7678 offsetof(CPUState, regs[R_EAX]), "rax");
7679 cpu_regs[R_ECX] = tcg_global_mem_new_i64(TCG_AREG0,
7680 offsetof(CPUState, regs[R_ECX]), "rcx");
7681 cpu_regs[R_EDX] = tcg_global_mem_new_i64(TCG_AREG0,
7682 offsetof(CPUState, regs[R_EDX]), "rdx");
7683 cpu_regs[R_EBX] = tcg_global_mem_new_i64(TCG_AREG0,
7684 offsetof(CPUState, regs[R_EBX]), "rbx");
7685 cpu_regs[R_ESP] = tcg_global_mem_new_i64(TCG_AREG0,
7686 offsetof(CPUState, regs[R_ESP]), "rsp");
7687 cpu_regs[R_EBP] = tcg_global_mem_new_i64(TCG_AREG0,
7688 offsetof(CPUState, regs[R_EBP]), "rbp");
7689 cpu_regs[R_ESI] = tcg_global_mem_new_i64(TCG_AREG0,
7690 offsetof(CPUState, regs[R_ESI]), "rsi");
7691 cpu_regs[R_EDI] = tcg_global_mem_new_i64(TCG_AREG0,
7692 offsetof(CPUState, regs[R_EDI]), "rdi");
7693 cpu_regs[8] = tcg_global_mem_new_i64(TCG_AREG0,
7694 offsetof(CPUState, regs[8]), "r8");
7695 cpu_regs[9] = tcg_global_mem_new_i64(TCG_AREG0,
7696 offsetof(CPUState, regs[9]), "r9");
7697 cpu_regs[10] = tcg_global_mem_new_i64(TCG_AREG0,
7698 offsetof(CPUState, regs[10]), "r10");
7699 cpu_regs[11] = tcg_global_mem_new_i64(TCG_AREG0,
7700 offsetof(CPUState, regs[11]), "r11");
7701 cpu_regs[12] = tcg_global_mem_new_i64(TCG_AREG0,
7702 offsetof(CPUState, regs[12]), "r12");
7703 cpu_regs[13] = tcg_global_mem_new_i64(TCG_AREG0,
7704 offsetof(CPUState, regs[13]), "r13");
7705 cpu_regs[14] = tcg_global_mem_new_i64(TCG_AREG0,
7706 offsetof(CPUState, regs[14]), "r14");
7707 cpu_regs[15] = tcg_global_mem_new_i64(TCG_AREG0,
7708 offsetof(CPUState, regs[15]), "r15");
7709 #else
7710 cpu_regs[R_EAX] = tcg_global_mem_new_i32(TCG_AREG0,
7711 offsetof(CPUState, regs[R_EAX]), "eax");
7712 cpu_regs[R_ECX] = tcg_global_mem_new_i32(TCG_AREG0,
7713 offsetof(CPUState, regs[R_ECX]), "ecx");
7714 cpu_regs[R_EDX] = tcg_global_mem_new_i32(TCG_AREG0,
7715 offsetof(CPUState, regs[R_EDX]), "edx");
7716 cpu_regs[R_EBX] = tcg_global_mem_new_i32(TCG_AREG0,
7717 offsetof(CPUState, regs[R_EBX]), "ebx");
7718 cpu_regs[R_ESP] = tcg_global_mem_new_i32(TCG_AREG0,
7719 offsetof(CPUState, regs[R_ESP]), "esp");
7720 cpu_regs[R_EBP] = tcg_global_mem_new_i32(TCG_AREG0,
7721 offsetof(CPUState, regs[R_EBP]), "ebp");
7722 cpu_regs[R_ESI] = tcg_global_mem_new_i32(TCG_AREG0,
7723 offsetof(CPUState, regs[R_ESI]), "esi");
7724 cpu_regs[R_EDI] = tcg_global_mem_new_i32(TCG_AREG0,
7725 offsetof(CPUState, regs[R_EDI]), "edi");
7726 #endif
7727
7728 /* register helpers */
7729 #define GEN_HELPER 2
7730 #include "helper.h"
7731 }
7732
7733 /* generate intermediate code in gen_opc_buf and gen_opparam_buf for
7734 basic block 'tb'. If search_pc is TRUE, also generate PC
7735 information for each intermediate instruction. */
7736 static inline void gen_intermediate_code_internal(CPUState *env,
7737 TranslationBlock *tb,
7738 int search_pc)
7739 {
7740 DisasContext dc1, *dc = &dc1;
7741 target_ulong pc_ptr;
7742 uint16_t *gen_opc_end;
7743 CPUBreakpoint *bp;
7744 int j, lj, cflags;
7745 uint64_t flags;
7746 target_ulong pc_start;
7747 target_ulong cs_base;
7748 int num_insns;
7749 int max_insns;
7750
7751 /* generate intermediate code */
7752 pc_start = tb->pc;
7753 cs_base = tb->cs_base;
7754 flags = tb->flags;
7755 cflags = tb->cflags;
7756
7757 dc->pe = (flags >> HF_PE_SHIFT) & 1;
7758 dc->code32 = (flags >> HF_CS32_SHIFT) & 1;
7759 dc->ss32 = (flags >> HF_SS32_SHIFT) & 1;
7760 dc->addseg = (flags >> HF_ADDSEG_SHIFT) & 1;
7761 dc->f_st = 0;
7762 dc->vm86 = (flags >> VM_SHIFT) & 1;
7763 dc->cpl = (flags >> HF_CPL_SHIFT) & 3;
7764 dc->iopl = (flags >> IOPL_SHIFT) & 3;
7765 dc->tf = (flags >> TF_SHIFT) & 1;
7766 dc->singlestep_enabled = env->singlestep_enabled;
7767 dc->cc_op = CC_OP_DYNAMIC;
7768 dc->cs_base = cs_base;
7769 dc->tb = tb;
7770 dc->popl_esp_hack = 0;
7771 /* select memory access functions */
7772 dc->mem_index = 0;
7773 if (flags & HF_SOFTMMU_MASK) {
7774 if (dc->cpl == 3)
7775 dc->mem_index = 2 * 4;
7776 else
7777 dc->mem_index = 1 * 4;
7778 }
7779 dc->cpuid_features = env->cpuid_features;
7780 dc->cpuid_ext_features = env->cpuid_ext_features;
7781 dc->cpuid_ext2_features = env->cpuid_ext2_features;
7782 dc->cpuid_ext3_features = env->cpuid_ext3_features;
7783 #ifdef TARGET_X86_64
7784 dc->lma = (flags >> HF_LMA_SHIFT) & 1;
7785 dc->code64 = (flags >> HF_CS64_SHIFT) & 1;
7786 #endif
7787 dc->flags = flags;
7788 dc->jmp_opt = !(dc->tf || env->singlestep_enabled ||
7789 (flags & HF_INHIBIT_IRQ_MASK)
7790 #ifndef CONFIG_SOFTMMU
7791 || (flags & HF_SOFTMMU_MASK)
7792 #endif
7793 );
7794 #if 0
7795 /* check addseg logic */
7796 if (!dc->addseg && (dc->vm86 || !dc->pe || !dc->code32))
7797 printf("ERROR addseg\n");
7798 #endif
7799
7800 cpu_T[0] = tcg_temp_new();
7801 cpu_T[1] = tcg_temp_new();
7802 cpu_A0 = tcg_temp_new();
7803 cpu_T3 = tcg_temp_new();
7804
7805 cpu_tmp0 = tcg_temp_new();
7806 cpu_tmp1_i64 = tcg_temp_new_i64();
7807 cpu_tmp2_i32 = tcg_temp_new_i32();
7808 cpu_tmp3_i32 = tcg_temp_new_i32();
7809 cpu_tmp4 = tcg_temp_new();
7810 cpu_tmp5 = tcg_temp_new();
7811 cpu_ptr0 = tcg_temp_new_ptr();
7812 cpu_ptr1 = tcg_temp_new_ptr();
7813
7814 gen_opc_end = gen_opc_buf + OPC_MAX_SIZE;
7815
7816 dc->is_jmp = DISAS_NEXT;
7817 pc_ptr = pc_start;
7818 lj = -1;
7819 num_insns = 0;
7820 max_insns = tb->cflags & CF_COUNT_MASK;
7821 if (max_insns == 0)
7822 max_insns = CF_COUNT_MASK;
7823
7824 gen_icount_start();
7825 for(;;) {
7826 if (unlikely(!QTAILQ_EMPTY(&env->breakpoints))) {
7827 QTAILQ_FOREACH(bp, &env->breakpoints, entry) {
7828 if (bp->pc == pc_ptr &&
7829 !((bp->flags & BP_CPU) && (tb->flags & HF_RF_MASK))) {
7830 gen_debug(dc, pc_ptr - dc->cs_base);
7831 break;
7832 }
7833 }
7834 }
7835 if (search_pc) {
7836 j = gen_opc_ptr - gen_opc_buf;
7837 if (lj < j) {
7838 lj++;
7839 while (lj < j)
7840 gen_opc_instr_start[lj++] = 0;
7841 }
7842 gen_opc_pc[lj] = pc_ptr;
7843 gen_opc_cc_op[lj] = dc->cc_op;
7844 gen_opc_instr_start[lj] = 1;
7845 gen_opc_icount[lj] = num_insns;
7846 }
7847 if (num_insns + 1 == max_insns && (tb->cflags & CF_LAST_IO))
7848 gen_io_start();
7849
7850 pc_ptr = disas_insn(dc, pc_ptr);
7851 num_insns++;
7852 /* stop translation if indicated */
7853 if (dc->is_jmp)
7854 break;
7855 /* if single step mode, we generate only one instruction and
7856 generate an exception */
7857 /* if irq were inhibited with HF_INHIBIT_IRQ_MASK, we clear
7858 the flag and abort the translation to give the irqs a
7859 change to be happen */
7860 if (dc->tf || dc->singlestep_enabled ||
7861 (flags & HF_INHIBIT_IRQ_MASK)) {
7862 gen_jmp_im(pc_ptr - dc->cs_base);
7863 gen_eob(dc);
7864 break;
7865 }
7866 /* if too long translation, stop generation too */
7867 if (gen_opc_ptr >= gen_opc_end ||
7868 (pc_ptr - pc_start) >= (TARGET_PAGE_SIZE - 32) ||
7869 num_insns >= max_insns) {
7870 gen_jmp_im(pc_ptr - dc->cs_base);
7871 gen_eob(dc);
7872 break;
7873 }
7874 if (singlestep) {
7875 gen_jmp_im(pc_ptr - dc->cs_base);
7876 gen_eob(dc);
7877 break;
7878 }
7879 }
7880 if (tb->cflags & CF_LAST_IO)
7881 gen_io_end();
7882 gen_icount_end(tb, num_insns);
7883 *gen_opc_ptr = INDEX_op_end;
7884 /* we don't forget to fill the last values */
7885 if (search_pc) {
7886 j = gen_opc_ptr - gen_opc_buf;
7887 lj++;
7888 while (lj <= j)
7889 gen_opc_instr_start[lj++] = 0;
7890 }
7891
7892 #ifdef DEBUG_DISAS
7893 log_cpu_state_mask(CPU_LOG_TB_CPU, env, X86_DUMP_CCOP);
7894 if (qemu_loglevel_mask(CPU_LOG_TB_IN_ASM)) {
7895 int disas_flags;
7896 qemu_log("----------------\n");
7897 qemu_log("IN: %s\n", lookup_symbol(pc_start));
7898 #ifdef TARGET_X86_64
7899 if (dc->code64)
7900 disas_flags = 2;
7901 else
7902 #endif
7903 disas_flags = !dc->code32;
7904 log_target_disas(pc_start, pc_ptr - pc_start, disas_flags);
7905 qemu_log("\n");
7906 }
7907 #endif
7908
7909 if (!search_pc) {
7910 tb->size = pc_ptr - pc_start;
7911 tb->icount = num_insns;
7912 }
7913 }
7914
7915 void gen_intermediate_code(CPUState *env, TranslationBlock *tb)
7916 {
7917 gen_intermediate_code_internal(env, tb, 0);
7918 }
7919
7920 void gen_intermediate_code_pc(CPUState *env, TranslationBlock *tb)
7921 {
7922 gen_intermediate_code_internal(env, tb, 1);
7923 }
7924
7925 void gen_pc_load(CPUState *env, TranslationBlock *tb,
7926 unsigned long searched_pc, int pc_pos, void *puc)
7927 {
7928 int cc_op;
7929 #ifdef DEBUG_DISAS
7930 if (qemu_loglevel_mask(CPU_LOG_TB_OP)) {
7931 int i;
7932 qemu_log("RESTORE:\n");
7933 for(i = 0;i <= pc_pos; i++) {
7934 if (gen_opc_instr_start[i]) {
7935 qemu_log("0x%04x: " TARGET_FMT_lx "\n", i, gen_opc_pc[i]);
7936 }
7937 }
7938 qemu_log("spc=0x%08lx pc_pos=0x%x eip=" TARGET_FMT_lx " cs_base=%x\n",
7939 searched_pc, pc_pos, gen_opc_pc[pc_pos] - tb->cs_base,
7940 (uint32_t)tb->cs_base);
7941 }
7942 #endif
7943 env->eip = gen_opc_pc[pc_pos] - tb->cs_base;
7944 cc_op = gen_opc_cc_op[pc_pos];
7945 if (cc_op != CC_OP_DYNAMIC)
7946 env->cc_op = cc_op;
7947 }
QEmu