add sgabios blob and submodule
[qemu.git] / target-ppc / machine.c
blob1c40d4358a2b5cabd7d17acdd1c1b73c57e9a45a
1 #include "hw/hw.h"
2 #include "hw/boards.h"
3 #include "kvm.h"
5 void cpu_save(QEMUFile *f, void *opaque)
7 CPUState *env = (CPUState *)opaque;
8 unsigned int i, j;
10 for (i = 0; i < 32; i++)
11 qemu_put_betls(f, &env->gpr[i]);
12 #if !defined(TARGET_PPC64)
13 for (i = 0; i < 32; i++)
14 qemu_put_betls(f, &env->gprh[i]);
15 #endif
16 qemu_put_betls(f, &env->lr);
17 qemu_put_betls(f, &env->ctr);
18 for (i = 0; i < 8; i++)
19 qemu_put_be32s(f, &env->crf[i]);
20 qemu_put_betls(f, &env->xer);
21 qemu_put_betls(f, &env->reserve_addr);
22 qemu_put_betls(f, &env->msr);
23 for (i = 0; i < 4; i++)
24 qemu_put_betls(f, &env->tgpr[i]);
25 for (i = 0; i < 32; i++) {
26 union {
27 float64 d;
28 uint64_t l;
29 } u;
30 u.d = env->fpr[i];
31 qemu_put_be64(f, u.l);
33 qemu_put_be32s(f, &env->fpscr);
34 qemu_put_sbe32s(f, &env->access_type);
35 #if !defined(CONFIG_USER_ONLY)
36 #if defined(TARGET_PPC64)
37 qemu_put_betls(f, &env->asr);
38 qemu_put_sbe32s(f, &env->slb_nr);
39 #endif
40 qemu_put_betls(f, &env->spr[SPR_SDR1]);
41 for (i = 0; i < 32; i++)
42 qemu_put_betls(f, &env->sr[i]);
43 for (i = 0; i < 2; i++)
44 for (j = 0; j < 8; j++)
45 qemu_put_betls(f, &env->DBAT[i][j]);
46 for (i = 0; i < 2; i++)
47 for (j = 0; j < 8; j++)
48 qemu_put_betls(f, &env->IBAT[i][j]);
49 qemu_put_sbe32s(f, &env->nb_tlb);
50 qemu_put_sbe32s(f, &env->tlb_per_way);
51 qemu_put_sbe32s(f, &env->nb_ways);
52 qemu_put_sbe32s(f, &env->last_way);
53 qemu_put_sbe32s(f, &env->id_tlbs);
54 qemu_put_sbe32s(f, &env->nb_pids);
55 if (env->tlb.tlb6) {
56 // XXX assumes 6xx
57 for (i = 0; i < env->nb_tlb; i++) {
58 qemu_put_betls(f, &env->tlb.tlb6[i].pte0);
59 qemu_put_betls(f, &env->tlb.tlb6[i].pte1);
60 qemu_put_betls(f, &env->tlb.tlb6[i].EPN);
63 for (i = 0; i < 4; i++)
64 qemu_put_betls(f, &env->pb[i]);
65 #endif
66 for (i = 0; i < 1024; i++)
67 qemu_put_betls(f, &env->spr[i]);
68 qemu_put_be32s(f, &env->vscr);
69 qemu_put_be64s(f, &env->spe_acc);
70 qemu_put_be32s(f, &env->spe_fscr);
71 qemu_put_betls(f, &env->msr_mask);
72 qemu_put_be32s(f, &env->flags);
73 qemu_put_sbe32s(f, &env->error_code);
74 qemu_put_be32s(f, &env->pending_interrupts);
75 #if !defined(CONFIG_USER_ONLY)
76 qemu_put_be32s(f, &env->irq_input_state);
77 for (i = 0; i < POWERPC_EXCP_NB; i++)
78 qemu_put_betls(f, &env->excp_vectors[i]);
79 qemu_put_betls(f, &env->excp_prefix);
80 qemu_put_betls(f, &env->hreset_excp_prefix);
81 qemu_put_betls(f, &env->ivor_mask);
82 qemu_put_betls(f, &env->ivpr_mask);
83 qemu_put_betls(f, &env->hreset_vector);
84 #endif
85 qemu_put_betls(f, &env->nip);
86 qemu_put_betls(f, &env->hflags);
87 qemu_put_betls(f, &env->hflags_nmsr);
88 qemu_put_sbe32s(f, &env->mmu_idx);
89 qemu_put_sbe32s(f, &env->power_mode);
92 int cpu_load(QEMUFile *f, void *opaque, int version_id)
94 CPUState *env = (CPUState *)opaque;
95 unsigned int i, j;
96 target_ulong sdr1;
98 for (i = 0; i < 32; i++)
99 qemu_get_betls(f, &env->gpr[i]);
100 #if !defined(TARGET_PPC64)
101 for (i = 0; i < 32; i++)
102 qemu_get_betls(f, &env->gprh[i]);
103 #endif
104 qemu_get_betls(f, &env->lr);
105 qemu_get_betls(f, &env->ctr);
106 for (i = 0; i < 8; i++)
107 qemu_get_be32s(f, &env->crf[i]);
108 qemu_get_betls(f, &env->xer);
109 qemu_get_betls(f, &env->reserve_addr);
110 qemu_get_betls(f, &env->msr);
111 for (i = 0; i < 4; i++)
112 qemu_get_betls(f, &env->tgpr[i]);
113 for (i = 0; i < 32; i++) {
114 union {
115 float64 d;
116 uint64_t l;
117 } u;
118 u.l = qemu_get_be64(f);
119 env->fpr[i] = u.d;
121 qemu_get_be32s(f, &env->fpscr);
122 qemu_get_sbe32s(f, &env->access_type);
123 #if !defined(CONFIG_USER_ONLY)
124 #if defined(TARGET_PPC64)
125 qemu_get_betls(f, &env->asr);
126 qemu_get_sbe32s(f, &env->slb_nr);
127 #endif
128 qemu_get_betls(f, &sdr1);
129 for (i = 0; i < 32; i++)
130 qemu_get_betls(f, &env->sr[i]);
131 for (i = 0; i < 2; i++)
132 for (j = 0; j < 8; j++)
133 qemu_get_betls(f, &env->DBAT[i][j]);
134 for (i = 0; i < 2; i++)
135 for (j = 0; j < 8; j++)
136 qemu_get_betls(f, &env->IBAT[i][j]);
137 qemu_get_sbe32s(f, &env->nb_tlb);
138 qemu_get_sbe32s(f, &env->tlb_per_way);
139 qemu_get_sbe32s(f, &env->nb_ways);
140 qemu_get_sbe32s(f, &env->last_way);
141 qemu_get_sbe32s(f, &env->id_tlbs);
142 qemu_get_sbe32s(f, &env->nb_pids);
143 if (env->tlb.tlb6) {
144 // XXX assumes 6xx
145 for (i = 0; i < env->nb_tlb; i++) {
146 qemu_get_betls(f, &env->tlb.tlb6[i].pte0);
147 qemu_get_betls(f, &env->tlb.tlb6[i].pte1);
148 qemu_get_betls(f, &env->tlb.tlb6[i].EPN);
151 for (i = 0; i < 4; i++)
152 qemu_get_betls(f, &env->pb[i]);
153 #endif
154 for (i = 0; i < 1024; i++)
155 qemu_get_betls(f, &env->spr[i]);
156 ppc_store_sdr1(env, sdr1);
157 qemu_get_be32s(f, &env->vscr);
158 qemu_get_be64s(f, &env->spe_acc);
159 qemu_get_be32s(f, &env->spe_fscr);
160 qemu_get_betls(f, &env->msr_mask);
161 qemu_get_be32s(f, &env->flags);
162 qemu_get_sbe32s(f, &env->error_code);
163 qemu_get_be32s(f, &env->pending_interrupts);
164 #if !defined(CONFIG_USER_ONLY)
165 qemu_get_be32s(f, &env->irq_input_state);
166 for (i = 0; i < POWERPC_EXCP_NB; i++)
167 qemu_get_betls(f, &env->excp_vectors[i]);
168 qemu_get_betls(f, &env->excp_prefix);
169 qemu_get_betls(f, &env->hreset_excp_prefix);
170 qemu_get_betls(f, &env->ivor_mask);
171 qemu_get_betls(f, &env->ivpr_mask);
172 qemu_get_betls(f, &env->hreset_vector);
173 #endif
174 qemu_get_betls(f, &env->nip);
175 qemu_get_betls(f, &env->hflags);
176 qemu_get_betls(f, &env->hflags_nmsr);
177 qemu_get_sbe32s(f, &env->mmu_idx);
178 qemu_get_sbe32s(f, &env->power_mode);
180 return 0;