hw/intc: sifive_plic: Change "priority-base" to start from interrupt source 0

[qemu.git] / .gitattributes

*.c.inc         diff=c
*.h.inc         diff=c
*.m             diff=objc
*.py            diff=python