?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
target/ppc: Implemented xvi*ger* instructions
[qemu.git] / target / ppc / cpu.h
blobdff3ca8222f4486203e331561a17d3ad3a1674bf
1 /*
2 * PowerPC emulation cpu definitions for qemu.
3 *
4 * Copyright (c) 2003-2007 Jocelyn Mayer
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2.1 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
18 */
19
20 #ifndef PPC_CPU_H
21 #define PPC_CPU_H
22
23 #include "qemu/int128.h"
24 #include "qemu/cpu-float.h"
25 #include "exec/cpu-defs.h"
26 #include "cpu-qom.h"
27 #include "qom/object.h"
28 #include "hw/registerfields.h"
29
30 #define TCG_GUEST_DEFAULT_MO 0
31
32 #define TARGET_PAGE_BITS_64K 16
33 #define TARGET_PAGE_BITS_16M 24
34
35 #if defined(TARGET_PPC64)
36 #define PPC_ELF_MACHINE EM_PPC64
37 #else
38 #define PPC_ELF_MACHINE EM_PPC
39 #endif
40
41 #define PPC_BIT_NR(bit) (63 - (bit))
42 #define PPC_BIT(bit) (0x8000000000000000ULL >> (bit))
43 #define PPC_BIT32(bit) (0x80000000 >> (bit))
44 #define PPC_BIT8(bit) (0x80 >> (bit))
45 #define PPC_BITMASK(bs, be) ((PPC_BIT(bs) - PPC_BIT(be)) | PPC_BIT(bs))
46 #define PPC_BITMASK32(bs, be) ((PPC_BIT32(bs) - PPC_BIT32(be)) | \
47 PPC_BIT32(bs))
48 #define PPC_BITMASK8(bs, be) ((PPC_BIT8(bs) - PPC_BIT8(be)) | PPC_BIT8(bs))
49
50 /*****************************************************************************/
51 /* Exception vectors definitions */
52 enum {
53 POWERPC_EXCP_NONE = -1,
54 /* The 64 first entries are used by the PowerPC embedded specification */
55 POWERPC_EXCP_CRITICAL = 0, /* Critical input */
56 POWERPC_EXCP_MCHECK = 1, /* Machine check exception */
57 POWERPC_EXCP_DSI = 2, /* Data storage exception */
58 POWERPC_EXCP_ISI = 3, /* Instruction storage exception */
59 POWERPC_EXCP_EXTERNAL = 4, /* External input */
60 POWERPC_EXCP_ALIGN = 5, /* Alignment exception */
61 POWERPC_EXCP_PROGRAM = 6, /* Program exception */
62 POWERPC_EXCP_FPU = 7, /* Floating-point unavailable exception */
63 POWERPC_EXCP_SYSCALL = 8, /* System call exception */
64 POWERPC_EXCP_APU = 9, /* Auxiliary processor unavailable */
65 POWERPC_EXCP_DECR = 10, /* Decrementer exception */
66 POWERPC_EXCP_FIT = 11, /* Fixed-interval timer interrupt */
67 POWERPC_EXCP_WDT = 12, /* Watchdog timer interrupt */
68 POWERPC_EXCP_DTLB = 13, /* Data TLB miss */
69 POWERPC_EXCP_ITLB = 14, /* Instruction TLB miss */
70 POWERPC_EXCP_DEBUG = 15, /* Debug interrupt */
71 /* Vectors 16 to 31 are reserved */
72 POWERPC_EXCP_SPEU = 32, /* SPE/embedded floating-point unavailable */
73 POWERPC_EXCP_EFPDI = 33, /* Embedded floating-point data interrupt */
74 POWERPC_EXCP_EFPRI = 34, /* Embedded floating-point round interrupt */
75 POWERPC_EXCP_EPERFM = 35, /* Embedded performance monitor interrupt */
76 POWERPC_EXCP_DOORI = 36, /* Embedded doorbell interrupt */
77 POWERPC_EXCP_DOORCI = 37, /* Embedded doorbell critical interrupt */
78 POWERPC_EXCP_GDOORI = 38, /* Embedded guest doorbell interrupt */
79 POWERPC_EXCP_GDOORCI = 39, /* Embedded guest doorbell critical interrupt*/
80 POWERPC_EXCP_HYPPRIV = 41, /* Embedded hypervisor priv instruction */
81 /* Vectors 42 to 63 are reserved */
82 /* Exceptions defined in the PowerPC server specification */
83 POWERPC_EXCP_RESET = 64, /* System reset exception */
84 POWERPC_EXCP_DSEG = 65, /* Data segment exception */
85 POWERPC_EXCP_ISEG = 66, /* Instruction segment exception */
86 POWERPC_EXCP_HDECR = 67, /* Hypervisor decrementer exception */
87 POWERPC_EXCP_TRACE = 68, /* Trace exception */
88 POWERPC_EXCP_HDSI = 69, /* Hypervisor data storage exception */
89 POWERPC_EXCP_HISI = 70, /* Hypervisor instruction storage exception */
90 POWERPC_EXCP_HDSEG = 71, /* Hypervisor data segment exception */
91 POWERPC_EXCP_HISEG = 72, /* Hypervisor instruction segment exception */
92 POWERPC_EXCP_VPU = 73, /* Vector unavailable exception */
93 /* 40x specific exceptions */
94 POWERPC_EXCP_PIT = 74, /* Programmable interval timer interrupt */
95 /* Vectors 75-76 are 601 specific exceptions */
96 /* 602 specific exceptions */
97 POWERPC_EXCP_EMUL = 77, /* Emulation trap exception */
98 /* 602/603 specific exceptions */
99 POWERPC_EXCP_IFTLB = 78, /* Instruction fetch TLB miss */
100 POWERPC_EXCP_DLTLB = 79, /* Data load TLB miss */
101 POWERPC_EXCP_DSTLB = 80, /* Data store TLB miss */
102 /* Exceptions available on most PowerPC */
103 POWERPC_EXCP_FPA = 81, /* Floating-point assist exception */
104 POWERPC_EXCP_DABR = 82, /* Data address breakpoint */
105 POWERPC_EXCP_IABR = 83, /* Instruction address breakpoint */
106 POWERPC_EXCP_SMI = 84, /* System management interrupt */
107 POWERPC_EXCP_PERFM = 85, /* Embedded performance monitor interrupt */
108 /* 7xx/74xx specific exceptions */
109 POWERPC_EXCP_THERM = 86, /* Thermal interrupt */
110 /* 74xx specific exceptions */
111 POWERPC_EXCP_VPUA = 87, /* Vector assist exception */
112 /* 970FX specific exceptions */
113 POWERPC_EXCP_SOFTP = 88, /* Soft patch exception */
114 POWERPC_EXCP_MAINT = 89, /* Maintenance exception */
115 /* Freescale embedded cores specific exceptions */
116 POWERPC_EXCP_MEXTBR = 90, /* Maskable external breakpoint */
117 POWERPC_EXCP_NMEXTBR = 91, /* Non maskable external breakpoint */
118 POWERPC_EXCP_ITLBE = 92, /* Instruction TLB error */
119 POWERPC_EXCP_DTLBE = 93, /* Data TLB error */
120 /* VSX Unavailable (Power ISA 2.06 and later) */
121 POWERPC_EXCP_VSXU = 94, /* VSX Unavailable */
122 POWERPC_EXCP_FU = 95, /* Facility Unavailable */
123 /* Additional ISA 2.06 and later server exceptions */
124 POWERPC_EXCP_HV_EMU = 96, /* HV emulation assistance */
125 POWERPC_EXCP_HV_MAINT = 97, /* HMI */
126 POWERPC_EXCP_HV_FU = 98, /* Hypervisor Facility unavailable */
127 /* Server doorbell variants */
128 POWERPC_EXCP_SDOOR = 99,
129 POWERPC_EXCP_SDOOR_HV = 100,
130 /* ISA 3.00 additions */
131 POWERPC_EXCP_HVIRT = 101,
132 POWERPC_EXCP_SYSCALL_VECTORED = 102, /* scv exception */
133 POWERPC_EXCP_PERFM_EBB = 103, /* Performance Monitor EBB Exception */
134 POWERPC_EXCP_EXTERNAL_EBB = 104, /* External EBB Exception */
135 /* EOL */
136 POWERPC_EXCP_NB = 105,
137 /* QEMU exceptions: special cases we want to stop translation */
138 POWERPC_EXCP_SYSCALL_USER = 0x203, /* System call in user mode only */
139 };
140
141 /* Exceptions error codes */
142 enum {
143 /* Exception subtypes for POWERPC_EXCP_ALIGN */
144 POWERPC_EXCP_ALIGN_FP = 0x01, /* FP alignment exception */
145 POWERPC_EXCP_ALIGN_LST = 0x02, /* Unaligned mult/extern load/store */
146 POWERPC_EXCP_ALIGN_LE = 0x03, /* Multiple little-endian access */
147 POWERPC_EXCP_ALIGN_PROT = 0x04, /* Access cross protection boundary */
148 POWERPC_EXCP_ALIGN_BAT = 0x05, /* Access cross a BAT/seg boundary */
149 POWERPC_EXCP_ALIGN_CACHE = 0x06, /* Impossible dcbz access */
150 POWERPC_EXCP_ALIGN_INSN = 0x07, /* Pref. insn x-ing 64-byte boundary */
151 /* Exception subtypes for POWERPC_EXCP_PROGRAM */
152 /* FP exceptions */
153 POWERPC_EXCP_FP = 0x10,
154 POWERPC_EXCP_FP_OX = 0x01, /* FP overflow */
155 POWERPC_EXCP_FP_UX = 0x02, /* FP underflow */
156 POWERPC_EXCP_FP_ZX = 0x03, /* FP divide by zero */
157 POWERPC_EXCP_FP_XX = 0x04, /* FP inexact */
158 POWERPC_EXCP_FP_VXSNAN = 0x05, /* FP invalid SNaN op */
159 POWERPC_EXCP_FP_VXISI = 0x06, /* FP invalid infinite subtraction */
160 POWERPC_EXCP_FP_VXIDI = 0x07, /* FP invalid infinite divide */
161 POWERPC_EXCP_FP_VXZDZ = 0x08, /* FP invalid zero divide */
162 POWERPC_EXCP_FP_VXIMZ = 0x09, /* FP invalid infinite * zero */
163 POWERPC_EXCP_FP_VXVC = 0x0A, /* FP invalid compare */
164 POWERPC_EXCP_FP_VXSOFT = 0x0B, /* FP invalid operation */
165 POWERPC_EXCP_FP_VXSQRT = 0x0C, /* FP invalid square root */
166 POWERPC_EXCP_FP_VXCVI = 0x0D, /* FP invalid integer conversion */
167 /* Invalid instruction */
168 POWERPC_EXCP_INVAL = 0x20,
169 POWERPC_EXCP_INVAL_INVAL = 0x01, /* Invalid instruction */
170 POWERPC_EXCP_INVAL_LSWX = 0x02, /* Invalid lswx instruction */
171 POWERPC_EXCP_INVAL_SPR = 0x03, /* Invalid SPR access */
172 POWERPC_EXCP_INVAL_FP = 0x04, /* Unimplemented mandatory fp instr */
173 /* Privileged instruction */
174 POWERPC_EXCP_PRIV = 0x30,
175 POWERPC_EXCP_PRIV_OPC = 0x01, /* Privileged operation exception */
176 POWERPC_EXCP_PRIV_REG = 0x02, /* Privileged register exception */
177 /* Trap */
178 POWERPC_EXCP_TRAP = 0x40,
179 };
180
181 #define PPC_INPUT(env) ((env)->bus_model)
182
183 /*****************************************************************************/
184 typedef struct opc_handler_t opc_handler_t;
185
186 /*****************************************************************************/
187 /* Types used to describe some PowerPC registers etc. */
188 typedef struct DisasContext DisasContext;
189 typedef struct ppc_spr_t ppc_spr_t;
190 typedef union ppc_tlb_t ppc_tlb_t;
191 typedef struct ppc_hash_pte64 ppc_hash_pte64_t;
192
193 /* SPR access micro-ops generations callbacks */
194 struct ppc_spr_t {
195 const char *name;
196 target_ulong default_value;
197 #ifndef CONFIG_USER_ONLY
198 unsigned int gdb_id;
199 #endif
200 #ifdef CONFIG_TCG
201 void (*uea_read)(DisasContext *ctx, int gpr_num, int spr_num);
202 void (*uea_write)(DisasContext *ctx, int spr_num, int gpr_num);
203 # ifndef CONFIG_USER_ONLY
204 void (*oea_read)(DisasContext *ctx, int gpr_num, int spr_num);
205 void (*oea_write)(DisasContext *ctx, int spr_num, int gpr_num);
206 void (*hea_read)(DisasContext *ctx, int gpr_num, int spr_num);
207 void (*hea_write)(DisasContext *ctx, int spr_num, int gpr_num);
208 # endif
209 #endif
210 #ifdef CONFIG_KVM
211 /*
212 * We (ab)use the fact that all the SPRs will have ids for the
213 * ONE_REG interface will have KVM_REG_PPC to use 0 as meaning,
214 * don't sync this
215 */
216 uint64_t one_reg_id;
217 #endif
218 };
219
220 /* VSX/Altivec registers (128 bits) */
221 typedef union _ppc_vsr_t {
222 uint8_t u8[16];
223 uint16_t u16[8];
224 uint32_t u32[4];
225 uint64_t u64[2];
226 int8_t s8[16];
227 int16_t s16[8];
228 int32_t s32[4];
229 int64_t s64[2];
230 float32 f32[4];
231 float64 f64[2];
232 float128 f128;
233 #ifdef CONFIG_INT128
234 __uint128_t u128;
235 #endif
236 Int128 s128;
237 } ppc_vsr_t;
238
239 typedef ppc_vsr_t ppc_avr_t;
240 typedef ppc_vsr_t ppc_fprp_t;
241 typedef ppc_vsr_t ppc_acc_t;
242
243 #if !defined(CONFIG_USER_ONLY)
244 /* Software TLB cache */
245 typedef struct ppc6xx_tlb_t ppc6xx_tlb_t;
246 struct ppc6xx_tlb_t {
247 target_ulong pte0;
248 target_ulong pte1;
249 target_ulong EPN;
250 };
251
252 typedef struct ppcemb_tlb_t ppcemb_tlb_t;
253 struct ppcemb_tlb_t {
254 uint64_t RPN;
255 target_ulong EPN;
256 target_ulong PID;
257 target_ulong size;
258 uint32_t prot;
259 uint32_t attr; /* Storage attributes */
260 };
261
262 typedef struct ppcmas_tlb_t {
263 uint32_t mas8;
264 uint32_t mas1;
265 uint64_t mas2;
266 uint64_t mas7_3;
267 } ppcmas_tlb_t;
268
269 union ppc_tlb_t {
270 ppc6xx_tlb_t *tlb6;
271 ppcemb_tlb_t *tlbe;
272 ppcmas_tlb_t *tlbm;
273 };
274
275 /* possible TLB variants */
276 #define TLB_NONE 0
277 #define TLB_6XX 1
278 #define TLB_EMB 2
279 #define TLB_MAS 3
280 #endif
281
282 typedef struct PPCHash64SegmentPageSizes PPCHash64SegmentPageSizes;
283
284 typedef struct ppc_slb_t ppc_slb_t;
285 struct ppc_slb_t {
286 uint64_t esid;
287 uint64_t vsid;
288 const PPCHash64SegmentPageSizes *sps;
289 };
290
291 #define MAX_SLB_ENTRIES 64
292 #define SEGMENT_SHIFT_256M 28
293 #define SEGMENT_MASK_256M (~((1ULL << SEGMENT_SHIFT_256M) - 1))
294
295 #define SEGMENT_SHIFT_1T 40
296 #define SEGMENT_MASK_1T (~((1ULL << SEGMENT_SHIFT_1T) - 1))
297
298 typedef struct ppc_v3_pate_t {
299 uint64_t dw0;
300 uint64_t dw1;
301 } ppc_v3_pate_t;
302
303 /* PMU related structs and defines */
304 #define PMU_COUNTERS_NUM 6
305 typedef enum {
306 PMU_EVENT_INVALID = 0,
307 PMU_EVENT_INACTIVE,
308 PMU_EVENT_CYCLES,
309 PMU_EVENT_INSTRUCTIONS,
310 PMU_EVENT_INSN_RUN_LATCH,
311 } PMUEventType;
312
313 /*****************************************************************************/
314 /* Machine state register bits definition */
315 #define MSR_SF PPC_BIT_NR(0) /* Sixty-four-bit mode hflags */
316 #define MSR_TAG PPC_BIT_NR(1) /* Tag-active mode (POWERx ?) */
317 #define MSR_ISF PPC_BIT_NR(2) /* Sixty-four-bit interrupt mode on 630 */
318 #define MSR_HV PPC_BIT_NR(3) /* hypervisor state hflags */
319 #define MSR_TS0 PPC_BIT_NR(29) /* Transactional state, 2 bits (Book3s) */
320 #define MSR_TS1 PPC_BIT_NR(30)
321 #define MSR_TM PPC_BIT_NR(31) /* Transactional Memory Available (Book3s) */
322 #define MSR_CM PPC_BIT_NR(32) /* Computation mode for BookE hflags */
323 #define MSR_ICM PPC_BIT_NR(33) /* Interrupt computation mode for BookE */
324 #define MSR_GS PPC_BIT_NR(35) /* guest state for BookE */
325 #define MSR_UCLE PPC_BIT_NR(37) /* User-mode cache lock enable for BookE */
326 #define MSR_VR PPC_BIT_NR(38) /* altivec available x hflags */
327 #define MSR_SPE PPC_BIT_NR(38) /* SPE enable for BookE x hflags */
328 #define MSR_VSX PPC_BIT_NR(40) /* Vector Scalar Extension (>= 2.06)x hflags */
329 #define MSR_S PPC_BIT_NR(41) /* Secure state */
330 #define MSR_KEY PPC_BIT_NR(44) /* key bit on 603e */
331 #define MSR_POW PPC_BIT_NR(45) /* Power management */
332 #define MSR_WE PPC_BIT_NR(45) /* Wait State Enable on 405 */
333 #define MSR_TGPR PPC_BIT_NR(46) /* TGPR usage on 602/603 x */
334 #define MSR_CE PPC_BIT_NR(46) /* Critical int. enable on embedded PPC x */
335 #define MSR_ILE PPC_BIT_NR(47) /* Interrupt little-endian mode */
336 #define MSR_EE PPC_BIT_NR(48) /* External interrupt enable */
337 #define MSR_PR PPC_BIT_NR(49) /* Problem state hflags */
338 #define MSR_FP PPC_BIT_NR(50) /* Floating point available hflags */
339 #define MSR_ME PPC_BIT_NR(51) /* Machine check interrupt enable */
340 #define MSR_FE0 PPC_BIT_NR(52) /* Floating point exception mode 0 */
341 #define MSR_SE PPC_BIT_NR(53) /* Single-step trace enable x hflags */
342 #define MSR_DWE PPC_BIT_NR(53) /* Debug wait enable on 405 x */
343 #define MSR_UBLE PPC_BIT_NR(53) /* User BTB lock enable on e500 x */
344 #define MSR_BE PPC_BIT_NR(54) /* Branch trace enable x hflags */
345 #define MSR_DE PPC_BIT_NR(54) /* Debug int. enable on embedded PPC x */
346 #define MSR_FE1 PPC_BIT_NR(55) /* Floating point exception mode 1 */
347 #define MSR_AL PPC_BIT_NR(56) /* AL bit on POWER */
348 #define MSR_EP PPC_BIT_NR(57) /* Exception prefix on 601 */
349 #define MSR_IR PPC_BIT_NR(58) /* Instruction relocate */
350 #define MSR_IS PPC_BIT_NR(58) /* Instruction address space (BookE) */
351 #define MSR_DR PPC_BIT_NR(59) /* Data relocate */
352 #define MSR_DS PPC_BIT_NR(59) /* Data address space (BookE) */
353 #define MSR_PE PPC_BIT_NR(60) /* Protection enable on 403 */
354 #define MSR_PX PPC_BIT_NR(61) /* Protection exclusive on 403 x */
355 #define MSR_PMM PPC_BIT_NR(61) /* Performance monitor mark on POWER x */
356 #define MSR_RI PPC_BIT_NR(62) /* Recoverable interrupt 1 */
357 #define MSR_LE PPC_BIT_NR(63) /* Little-endian mode 1 hflags */
358
359 FIELD(MSR, SF, MSR_SF, 1)
360 FIELD(MSR, TAG, MSR_TAG, 1)
361 FIELD(MSR, ISF, MSR_ISF, 1)
362 #if defined(TARGET_PPC64)
363 FIELD(MSR, HV, MSR_HV, 1)
364 #define FIELD_EX64_HV(storage) FIELD_EX64(storage, MSR, HV)
365 #else
366 #define FIELD_EX64_HV(storage) 0
367 #endif
368 FIELD(MSR, TS0, MSR_TS0, 1)
369 FIELD(MSR, TS1, MSR_TS1, 1)
370 FIELD(MSR, TS, MSR_TS0, 2)
371 FIELD(MSR, TM, MSR_TM, 1)
372 FIELD(MSR, CM, MSR_CM, 1)
373 FIELD(MSR, ICM, MSR_ICM, 1)
374 FIELD(MSR, GS, MSR_GS, 1)
375 FIELD(MSR, UCLE, MSR_UCLE, 1)
376 FIELD(MSR, VR, MSR_VR, 1)
377 FIELD(MSR, SPE, MSR_SPE, 1)
378 FIELD(MSR, VSX, MSR_VSX, 1)
379 FIELD(MSR, S, MSR_S, 1)
380 FIELD(MSR, KEY, MSR_KEY, 1)
381 FIELD(MSR, POW, MSR_POW, 1)
382 FIELD(MSR, WE, MSR_WE, 1)
383 FIELD(MSR, TGPR, MSR_TGPR, 1)
384 FIELD(MSR, CE, MSR_CE, 1)
385 FIELD(MSR, ILE, MSR_ILE, 1)
386 FIELD(MSR, EE, MSR_EE, 1)
387 FIELD(MSR, PR, MSR_PR, 1)
388 FIELD(MSR, FP, MSR_FP, 1)
389 FIELD(MSR, ME, MSR_ME, 1)
390 FIELD(MSR, FE0, MSR_FE0, 1)
391 FIELD(MSR, SE, MSR_SE, 1)
392 FIELD(MSR, DWE, MSR_DWE, 1)
393 FIELD(MSR, UBLE, MSR_UBLE, 1)
394 FIELD(MSR, BE, MSR_BE, 1)
395 FIELD(MSR, DE, MSR_DE, 1)
396 FIELD(MSR, FE1, MSR_FE1, 1)
397 FIELD(MSR, AL, MSR_AL, 1)
398 FIELD(MSR, EP, MSR_EP, 1)
399 FIELD(MSR, IR, MSR_IR, 1)
400 FIELD(MSR, DR, MSR_DR, 1)
401 FIELD(MSR, IS, MSR_IS, 1)
402 FIELD(MSR, DS, MSR_DS, 1)
403 FIELD(MSR, PE, MSR_PE, 1)
404 FIELD(MSR, PX, MSR_PX, 1)
405 FIELD(MSR, PMM, MSR_PMM, 1)
406 FIELD(MSR, RI, MSR_RI, 1)
407 FIELD(MSR, LE, MSR_LE, 1)
408
409 /*
410 * FE0 and FE1 bits are not side-by-side
411 * so we can't combine them using FIELD()
412 */
413 #define FIELD_EX64_FE(msr) \
414 ((FIELD_EX64(msr, MSR, FE0) << 1) | FIELD_EX64(msr, MSR, FE1))
415
416 /* PMU bits */
417 #define MMCR0_FC PPC_BIT(32) /* Freeze Counters */
418 #define MMCR0_PMAO PPC_BIT(56) /* Perf Monitor Alert Ocurred */
419 #define MMCR0_PMAE PPC_BIT(37) /* Perf Monitor Alert Enable */
420 #define MMCR0_EBE PPC_BIT(43) /* Perf Monitor EBB Enable */
421 #define MMCR0_FCECE PPC_BIT(38) /* FC on Enabled Cond or Event */
422 #define MMCR0_PMCC0 PPC_BIT(44) /* PMC Control bit 0 */
423 #define MMCR0_PMCC1 PPC_BIT(45) /* PMC Control bit 1 */
424 #define MMCR0_PMCC PPC_BITMASK(44, 45) /* PMC Control */
425 #define MMCR0_FC14 PPC_BIT(58) /* PMC Freeze Counters 1-4 bit */
426 #define MMCR0_FC56 PPC_BIT(59) /* PMC Freeze Counters 5-6 bit */
427 #define MMCR0_PMC1CE PPC_BIT(48) /* MMCR0 PMC1 Condition Enabled */
428 #define MMCR0_PMCjCE PPC_BIT(49) /* MMCR0 PMCj Condition Enabled */
429 /* MMCR0 userspace r/w mask */
430 #define MMCR0_UREG_MASK (MMCR0_FC | MMCR0_PMAO | MMCR0_PMAE)
431 /* MMCR2 userspace r/w mask */
432 #define MMCR2_FC1P0 PPC_BIT(1) /* MMCR2 FCnP0 for PMC1 */
433 #define MMCR2_FC2P0 PPC_BIT(10) /* MMCR2 FCnP0 for PMC2 */
434 #define MMCR2_FC3P0 PPC_BIT(19) /* MMCR2 FCnP0 for PMC3 */
435 #define MMCR2_FC4P0 PPC_BIT(28) /* MMCR2 FCnP0 for PMC4 */
436 #define MMCR2_FC5P0 PPC_BIT(37) /* MMCR2 FCnP0 for PMC5 */
437 #define MMCR2_FC6P0 PPC_BIT(46) /* MMCR2 FCnP0 for PMC6 */
438 #define MMCR2_UREG_MASK (MMCR2_FC1P0 | MMCR2_FC2P0 | MMCR2_FC3P0 | \
439 MMCR2_FC4P0 | MMCR2_FC5P0 | MMCR2_FC6P0)
440
441 #define MMCR1_EVT_SIZE 8
442 /* extract64() does a right shift before extracting */
443 #define MMCR1_PMC1SEL_START 32
444 #define MMCR1_PMC1EVT_EXTR (64 - MMCR1_PMC1SEL_START - MMCR1_EVT_SIZE)
445 #define MMCR1_PMC2SEL_START 40
446 #define MMCR1_PMC2EVT_EXTR (64 - MMCR1_PMC2SEL_START - MMCR1_EVT_SIZE)
447 #define MMCR1_PMC3SEL_START 48
448 #define MMCR1_PMC3EVT_EXTR (64 - MMCR1_PMC3SEL_START - MMCR1_EVT_SIZE)
449 #define MMCR1_PMC4SEL_START 56
450 #define MMCR1_PMC4EVT_EXTR (64 - MMCR1_PMC4SEL_START - MMCR1_EVT_SIZE)
451
452 /* PMU uses CTRL_RUN to sample PM_RUN_INST_CMPL */
453 #define CTRL_RUN PPC_BIT(63)
454
455 /* EBB/BESCR bits */
456 /* Global Enable */
457 #define BESCR_GE PPC_BIT(0)
458 /* External Event-based Exception Enable */
459 #define BESCR_EE PPC_BIT(30)
460 /* Performance Monitor Event-based Exception Enable */
461 #define BESCR_PME PPC_BIT(31)
462 /* External Event-based Exception Occurred */
463 #define BESCR_EEO PPC_BIT(62)
464 /* Performance Monitor Event-based Exception Occurred */
465 #define BESCR_PMEO PPC_BIT(63)
466 #define BESCR_INVALID PPC_BITMASK(32, 33)
467
468 /* LPCR bits */
469 #define LPCR_VPM0 PPC_BIT(0)
470 #define LPCR_VPM1 PPC_BIT(1)
471 #define LPCR_ISL PPC_BIT(2)
472 #define LPCR_KBV PPC_BIT(3)
473 #define LPCR_DPFD_SHIFT (63 - 11)
474 #define LPCR_DPFD (0x7ull << LPCR_DPFD_SHIFT)
475 #define LPCR_VRMASD_SHIFT (63 - 16)
476 #define LPCR_VRMASD (0x1full << LPCR_VRMASD_SHIFT)
477 /* P9: Power-saving mode Exit Cause Enable (Upper Section) Mask */
478 #define LPCR_PECE_U_SHIFT (63 - 19)
479 #define LPCR_PECE_U_MASK (0x7ull << LPCR_PECE_U_SHIFT)
480 #define LPCR_HVEE PPC_BIT(17) /* Hypervisor Virt Exit Enable */
481 #define LPCR_RMLS_SHIFT (63 - 37) /* RMLS (removed in ISA v3.0) */
482 #define LPCR_RMLS (0xfull << LPCR_RMLS_SHIFT)
483 #define LPCR_HAIL PPC_BIT(37) /* ISA v3.1 HV AIL=3 equivalent */
484 #define LPCR_ILE PPC_BIT(38)
485 #define LPCR_AIL_SHIFT (63 - 40) /* Alternate interrupt location */
486 #define LPCR_AIL (3ull << LPCR_AIL_SHIFT)
487 #define LPCR_UPRT PPC_BIT(41) /* Use Process Table */
488 #define LPCR_EVIRT PPC_BIT(42) /* Enhanced Virtualisation */
489 #define LPCR_HR PPC_BIT(43) /* Host Radix */
490 #define LPCR_ONL PPC_BIT(45)
491 #define LPCR_LD PPC_BIT(46) /* Large Decrementer */
492 #define LPCR_P7_PECE0 PPC_BIT(49)
493 #define LPCR_P7_PECE1 PPC_BIT(50)
494 #define LPCR_P7_PECE2 PPC_BIT(51)
495 #define LPCR_P8_PECE0 PPC_BIT(47)
496 #define LPCR_P8_PECE1 PPC_BIT(48)
497 #define LPCR_P8_PECE2 PPC_BIT(49)
498 #define LPCR_P8_PECE3 PPC_BIT(50)
499 #define LPCR_P8_PECE4 PPC_BIT(51)
500 /* P9: Power-saving mode Exit Cause Enable (Lower Section) Mask */
501 #define LPCR_PECE_L_SHIFT (63 - 51)
502 #define LPCR_PECE_L_MASK (0x1full << LPCR_PECE_L_SHIFT)
503 #define LPCR_PDEE PPC_BIT(47) /* Privileged Doorbell Exit EN */
504 #define LPCR_HDEE PPC_BIT(48) /* Hyperv Doorbell Exit Enable */
505 #define LPCR_EEE PPC_BIT(49) /* External Exit Enable */
506 #define LPCR_DEE PPC_BIT(50) /* Decrementer Exit Enable */
507 #define LPCR_OEE PPC_BIT(51) /* Other Exit Enable */
508 #define LPCR_MER PPC_BIT(52)
509 #define LPCR_GTSE PPC_BIT(53) /* Guest Translation Shootdown */
510 #define LPCR_TC PPC_BIT(54)
511 #define LPCR_HEIC PPC_BIT(59) /* HV Extern Interrupt Control */
512 #define LPCR_LPES0 PPC_BIT(60)
513 #define LPCR_LPES1 PPC_BIT(61)
514 #define LPCR_RMI PPC_BIT(62)
515 #define LPCR_HVICE PPC_BIT(62) /* HV Virtualisation Int Enable */
516 #define LPCR_HDICE PPC_BIT(63)
517
518 /* PSSCR bits */
519 #define PSSCR_ESL PPC_BIT(42) /* Enable State Loss */
520 #define PSSCR_EC PPC_BIT(43) /* Exit Criterion */
521
522 /* HFSCR bits */
523 #define HFSCR_MSGP PPC_BIT(53) /* Privileged Message Send Facilities */
524 #define HFSCR_IC_MSGP 0xA
525
526 #define DBCR0_ICMP (1 << 27)
527 #define DBCR0_BRT (1 << 26)
528 #define DBSR_ICMP (1 << 27)
529 #define DBSR_BRT (1 << 26)
530
531 /* Hypervisor bit is more specific */
532 #if defined(TARGET_PPC64)
533 #define MSR_HVB (1ULL << MSR_HV)
534 #else
535 #define MSR_HVB (0ULL)
536 #endif
537
538 /* DSISR */
539 #define DSISR_NOPTE 0x40000000
540 /* Not permitted by access authority of encoded access authority */
541 #define DSISR_PROTFAULT 0x08000000
542 #define DSISR_ISSTORE 0x02000000
543 /* Not permitted by virtual page class key protection */
544 #define DSISR_AMR 0x00200000
545 /* Unsupported Radix Tree Configuration */
546 #define DSISR_R_BADCONFIG 0x00080000
547 #define DSISR_ATOMIC_RC 0x00040000
548 /* Unable to translate address of (guest) pde or process/page table entry */
549 #define DSISR_PRTABLE_FAULT 0x00020000
550
551 /* SRR1 error code fields */
552
553 #define SRR1_NOPTE DSISR_NOPTE
554 /* Not permitted due to no-execute or guard bit set */
555 #define SRR1_NOEXEC_GUARD 0x10000000
556 #define SRR1_PROTFAULT DSISR_PROTFAULT
557 #define SRR1_IAMR DSISR_AMR
558
559 /* SRR1[42:45] wakeup fields for System Reset Interrupt */
560
561 #define SRR1_WAKEMASK 0x003c0000 /* reason for wakeup */
562
563 #define SRR1_WAKEHMI 0x00280000 /* Hypervisor maintenance */
564 #define SRR1_WAKEHVI 0x00240000 /* Hypervisor Virt. Interrupt (P9) */
565 #define SRR1_WAKEEE 0x00200000 /* External interrupt */
566 #define SRR1_WAKEDEC 0x00180000 /* Decrementer interrupt */
567 #define SRR1_WAKEDBELL 0x00140000 /* Privileged doorbell */
568 #define SRR1_WAKERESET 0x00100000 /* System reset */
569 #define SRR1_WAKEHDBELL 0x000c0000 /* Hypervisor doorbell */
570 #define SRR1_WAKESCOM 0x00080000 /* SCOM not in power-saving mode */
571
572 /* SRR1[46:47] power-saving exit mode */
573
574 #define SRR1_WAKESTATE 0x00030000 /* Powersave exit mask */
575
576 #define SRR1_WS_HVLOSS 0x00030000 /* HV resources not maintained */
577 #define SRR1_WS_GPRLOSS 0x00020000 /* GPRs not maintained */
578 #define SRR1_WS_NOLOSS 0x00010000 /* All resources maintained */
579
580 /* Facility Status and Control (FSCR) bits */
581 #define FSCR_EBB (63 - 56) /* Event-Based Branch Facility */
582 #define FSCR_TAR (63 - 55) /* Target Address Register */
583 #define FSCR_SCV (63 - 51) /* System call vectored */
584 /* Interrupt cause mask and position in FSCR. HFSCR has the same format */
585 #define FSCR_IC_MASK (0xFFULL)
586 #define FSCR_IC_POS (63 - 7)
587 #define FSCR_IC_DSCR_SPR3 2
588 #define FSCR_IC_PMU 3
589 #define FSCR_IC_BHRB 4
590 #define FSCR_IC_TM 5
591 #define FSCR_IC_EBB 7
592 #define FSCR_IC_TAR 8
593 #define FSCR_IC_SCV 12
594
595 /* Exception state register bits definition */
596 #define ESR_PIL PPC_BIT(36) /* Illegal Instruction */
597 #define ESR_PPR PPC_BIT(37) /* Privileged Instruction */
598 #define ESR_PTR PPC_BIT(38) /* Trap */
599 #define ESR_FP PPC_BIT(39) /* Floating-Point Operation */
600 #define ESR_ST PPC_BIT(40) /* Store Operation */
601 #define ESR_AP PPC_BIT(44) /* Auxiliary Processor Operation */
602 #define ESR_PUO PPC_BIT(45) /* Unimplemented Operation */
603 #define ESR_BO PPC_BIT(46) /* Byte Ordering */
604 #define ESR_PIE PPC_BIT(47) /* Imprecise exception */
605 #define ESR_DATA PPC_BIT(53) /* Data Access (Embedded page table) */
606 #define ESR_TLBI PPC_BIT(54) /* TLB Ineligible (Embedded page table) */
607 #define ESR_PT PPC_BIT(55) /* Page Table (Embedded page table) */
608 #define ESR_SPV PPC_BIT(56) /* SPE/VMX operation */
609 #define ESR_EPID PPC_BIT(57) /* External Process ID operation */
610 #define ESR_VLEMI PPC_BIT(58) /* VLE operation */
611 #define ESR_MIF PPC_BIT(62) /* Misaligned instruction (VLE) */
612
613 /* Transaction EXception And Summary Register bits */
614 #define TEXASR_FAILURE_PERSISTENT (63 - 7)
615 #define TEXASR_DISALLOWED (63 - 8)
616 #define TEXASR_NESTING_OVERFLOW (63 - 9)
617 #define TEXASR_FOOTPRINT_OVERFLOW (63 - 10)
618 #define TEXASR_SELF_INDUCED_CONFLICT (63 - 11)
619 #define TEXASR_NON_TRANSACTIONAL_CONFLICT (63 - 12)
620 #define TEXASR_TRANSACTION_CONFLICT (63 - 13)
621 #define TEXASR_TRANSLATION_INVALIDATION_CONFLICT (63 - 14)
622 #define TEXASR_IMPLEMENTATION_SPECIFIC (63 - 15)
623 #define TEXASR_INSTRUCTION_FETCH_CONFLICT (63 - 16)
624 #define TEXASR_ABORT (63 - 31)
625 #define TEXASR_SUSPENDED (63 - 32)
626 #define TEXASR_PRIVILEGE_HV (63 - 34)
627 #define TEXASR_PRIVILEGE_PR (63 - 35)
628 #define TEXASR_FAILURE_SUMMARY (63 - 36)
629 #define TEXASR_TFIAR_EXACT (63 - 37)
630 #define TEXASR_ROT (63 - 38)
631 #define TEXASR_TRANSACTION_LEVEL (63 - 52) /* 12 bits */
632
633 enum {
634 POWERPC_FLAG_NONE = 0x00000000,
635 /* Flag for MSR bit 25 signification (VRE/SPE) */
636 POWERPC_FLAG_SPE = 0x00000001,
637 POWERPC_FLAG_VRE = 0x00000002,
638 /* Flag for MSR bit 17 signification (TGPR/CE) */
639 POWERPC_FLAG_TGPR = 0x00000004,
640 POWERPC_FLAG_CE = 0x00000008,
641 /* Flag for MSR bit 10 signification (SE/DWE/UBLE) */
642 POWERPC_FLAG_SE = 0x00000010,
643 POWERPC_FLAG_DWE = 0x00000020,
644 POWERPC_FLAG_UBLE = 0x00000040,
645 /* Flag for MSR bit 9 signification (BE/DE) */
646 POWERPC_FLAG_BE = 0x00000080,
647 POWERPC_FLAG_DE = 0x00000100,
648 /* Flag for MSR bit 2 signification (PX/PMM) */
649 POWERPC_FLAG_PX = 0x00000200,
650 POWERPC_FLAG_PMM = 0x00000400,
651 /* Flag for special features */
652 /* Decrementer clock */
653 POWERPC_FLAG_BUS_CLK = 0x00020000,
654 /* Has CFAR */
655 POWERPC_FLAG_CFAR = 0x00040000,
656 /* Has VSX */
657 POWERPC_FLAG_VSX = 0x00080000,
658 /* Has Transaction Memory (ISA 2.07) */
659 POWERPC_FLAG_TM = 0x00100000,
660 /* Has SCV (ISA 3.00) */
661 POWERPC_FLAG_SCV = 0x00200000,
662 };
663
664 /*
665 * Bits for env->hflags.
666 *
667 * Most of these bits overlap with corresponding bits in MSR,
668 * but some come from other sources. Those that do come from
669 * the MSR are validated in hreg_compute_hflags.
670 */
671 enum {
672 HFLAGS_LE = 0, /* MSR_LE */
673 HFLAGS_HV = 1, /* computed from MSR_HV and other state */
674 HFLAGS_64 = 2, /* computed from MSR_CE and MSR_SF */
675 HFLAGS_GTSE = 3, /* computed from SPR_LPCR[GTSE] */
676 HFLAGS_DR = 4, /* MSR_DR */
677 HFLAGS_HR = 5, /* computed from SPR_LPCR[HR] */
678 HFLAGS_SPE = 6, /* from MSR_SPE if cpu has SPE; avoid overlap w/ MSR_VR */
679 HFLAGS_TM = 8, /* computed from MSR_TM */
680 HFLAGS_BE = 9, /* MSR_BE -- from elsewhere on embedded ppc */
681 HFLAGS_SE = 10, /* MSR_SE -- from elsewhere on embedded ppc */
682 HFLAGS_FP = 13, /* MSR_FP */
683 HFLAGS_PR = 14, /* MSR_PR */
684 HFLAGS_PMCC0 = 15, /* MMCR0 PMCC bit 0 */
685 HFLAGS_PMCC1 = 16, /* MMCR0 PMCC bit 1 */
686 HFLAGS_INSN_CNT = 17, /* PMU instruction count enabled */
687 HFLAGS_VSX = 23, /* MSR_VSX if cpu has VSX */
688 HFLAGS_VR = 25, /* MSR_VR if cpu has VRE */
689
690 HFLAGS_IMMU_IDX = 26, /* 26..28 -- the composite immu_idx */
691 HFLAGS_DMMU_IDX = 29, /* 29..31 -- the composite dmmu_idx */
692 };
693
694 /*****************************************************************************/
695 /* Floating point status and control register */
696 #define FPSCR_DRN2 34 /* Decimal Floating-Point rounding control */
697 #define FPSCR_DRN1 33 /* Decimal Floating-Point rounding control */
698 #define FPSCR_DRN0 32 /* Decimal Floating-Point rounding control */
699 #define FPSCR_FX 31 /* Floating-point exception summary */
700 #define FPSCR_FEX 30 /* Floating-point enabled exception summary */
701 #define FPSCR_VX 29 /* Floating-point invalid operation exception summ. */
702 #define FPSCR_OX 28 /* Floating-point overflow exception */
703 #define FPSCR_UX 27 /* Floating-point underflow exception */
704 #define FPSCR_ZX 26 /* Floating-point zero divide exception */
705 #define FPSCR_XX 25 /* Floating-point inexact exception */
706 #define FPSCR_VXSNAN 24 /* Floating-point invalid operation exception (sNan) */
707 #define FPSCR_VXISI 23 /* Floating-point invalid operation exception (inf) */
708 #define FPSCR_VXIDI 22 /* Floating-point invalid operation exception (inf) */
709 #define FPSCR_VXZDZ 21 /* Floating-point invalid operation exception (zero) */
710 #define FPSCR_VXIMZ 20 /* Floating-point invalid operation exception (inf) */
711 #define FPSCR_VXVC 19 /* Floating-point invalid operation exception (comp) */
712 #define FPSCR_FR 18 /* Floating-point fraction rounded */
713 #define FPSCR_FI 17 /* Floating-point fraction inexact */
714 #define FPSCR_C 16 /* Floating-point result class descriptor */
715 #define FPSCR_FL 15 /* Floating-point less than or negative */
716 #define FPSCR_FG 14 /* Floating-point greater than or negative */
717 #define FPSCR_FE 13 /* Floating-point equal or zero */
718 #define FPSCR_FU 12 /* Floating-point unordered or NaN */
719 #define FPSCR_FPCC 12 /* Floating-point condition code */
720 #define FPSCR_FPRF 12 /* Floating-point result flags */
721 #define FPSCR_VXSOFT 10 /* Floating-point invalid operation exception (soft) */
722 #define FPSCR_VXSQRT 9 /* Floating-point invalid operation exception (sqrt) */
723 #define FPSCR_VXCVI 8 /* Floating-point invalid operation exception (int) */
724 #define FPSCR_VE 7 /* Floating-point invalid operation exception enable */
725 #define FPSCR_OE 6 /* Floating-point overflow exception enable */
726 #define FPSCR_UE 5 /* Floating-point underflow exception enable */
727 #define FPSCR_ZE 4 /* Floating-point zero divide exception enable */
728 #define FPSCR_XE 3 /* Floating-point inexact exception enable */
729 #define FPSCR_NI 2 /* Floating-point non-IEEE mode */
730 #define FPSCR_RN1 1
731 #define FPSCR_RN0 0 /* Floating-point rounding control */
732 /* Invalid operation exception summary */
733 #define FPSCR_IX ((1 << FPSCR_VXSNAN) | (1 << FPSCR_VXISI) | \
734 (1 << FPSCR_VXIDI) | (1 << FPSCR_VXZDZ) | \
735 (1 << FPSCR_VXIMZ) | (1 << FPSCR_VXVC) | \
736 (1 << FPSCR_VXSOFT) | (1 << FPSCR_VXSQRT) | \
737 (1 << FPSCR_VXCVI))
738
739 FIELD(FPSCR, FI, FPSCR_FI, 1)
740
741 #define FP_DRN2 (1ull << FPSCR_DRN2)
742 #define FP_DRN1 (1ull << FPSCR_DRN1)
743 #define FP_DRN0 (1ull << FPSCR_DRN0)
744 #define FP_DRN (FP_DRN2 | FP_DRN1 | FP_DRN0)
745 #define FP_FX (1ull << FPSCR_FX)
746 #define FP_FEX (1ull << FPSCR_FEX)
747 #define FP_VX (1ull << FPSCR_VX)
748 #define FP_OX (1ull << FPSCR_OX)
749 #define FP_UX (1ull << FPSCR_UX)
750 #define FP_ZX (1ull << FPSCR_ZX)
751 #define FP_XX (1ull << FPSCR_XX)
752 #define FP_VXSNAN (1ull << FPSCR_VXSNAN)
753 #define FP_VXISI (1ull << FPSCR_VXISI)
754 #define FP_VXIDI (1ull << FPSCR_VXIDI)
755 #define FP_VXZDZ (1ull << FPSCR_VXZDZ)
756 #define FP_VXIMZ (1ull << FPSCR_VXIMZ)
757 #define FP_VXVC (1ull << FPSCR_VXVC)
758 #define FP_FR (1ull << FPSCR_FR)
759 #define FP_FI (1ull << FPSCR_FI)
760 #define FP_C (1ull << FPSCR_C)
761 #define FP_FL (1ull << FPSCR_FL)
762 #define FP_FG (1ull << FPSCR_FG)
763 #define FP_FE (1ull << FPSCR_FE)
764 #define FP_FU (1ull << FPSCR_FU)
765 #define FP_FPCC (FP_FL | FP_FG | FP_FE | FP_FU)
766 #define FP_FPRF (FP_C | FP_FPCC)
767 #define FP_VXSOFT (1ull << FPSCR_VXSOFT)
768 #define FP_VXSQRT (1ull << FPSCR_VXSQRT)
769 #define FP_VXCVI (1ull << FPSCR_VXCVI)
770 #define FP_VE (1ull << FPSCR_VE)
771 #define FP_OE (1ull << FPSCR_OE)
772 #define FP_UE (1ull << FPSCR_UE)
773 #define FP_ZE (1ull << FPSCR_ZE)
774 #define FP_XE (1ull << FPSCR_XE)
775 #define FP_NI (1ull << FPSCR_NI)
776 #define FP_RN1 (1ull << FPSCR_RN1)
777 #define FP_RN0 (1ull << FPSCR_RN0)
778 #define FP_RN (FP_RN1 | FP_RN0)
779
780 #define FP_ENABLES (FP_VE | FP_OE | FP_UE | FP_ZE | FP_XE)
781 #define FP_STATUS (FP_FR | FP_FI | FP_FPRF)
782
783 /* the exception bits which can be cleared by mcrfs - includes FX */
784 #define FP_EX_CLEAR_BITS (FP_FX | FP_OX | FP_UX | FP_ZX | \
785 FP_XX | FP_VXSNAN | FP_VXISI | FP_VXIDI | \
786 FP_VXZDZ | FP_VXIMZ | FP_VXVC | FP_VXSOFT | \
787 FP_VXSQRT | FP_VXCVI)
788
789 /* FPSCR bits that can be set by mtfsf, mtfsfi and mtfsb1 */
790 #define FPSCR_MTFS_MASK (~(MAKE_64BIT_MASK(36, 28) | PPC_BIT(28) | \
791 FP_FEX | FP_VX | PPC_BIT(52)))
792
793 /*****************************************************************************/
794 /* Vector status and control register */
795 #define VSCR_NJ 16 /* Vector non-java */
796 #define VSCR_SAT 0 /* Vector saturation */
797
798 /*****************************************************************************/
799 /* BookE e500 MMU registers */
800
801 #define MAS0_NV_SHIFT 0
802 #define MAS0_NV_MASK (0xfff << MAS0_NV_SHIFT)
803
804 #define MAS0_WQ_SHIFT 12
805 #define MAS0_WQ_MASK (3 << MAS0_WQ_SHIFT)
806 /* Write TLB entry regardless of reservation */
807 #define MAS0_WQ_ALWAYS (0 << MAS0_WQ_SHIFT)
808 /* Write TLB entry only already in use */
809 #define MAS0_WQ_COND (1 << MAS0_WQ_SHIFT)
810 /* Clear TLB entry */
811 #define MAS0_WQ_CLR_RSRV (2 << MAS0_WQ_SHIFT)
812
813 #define MAS0_HES_SHIFT 14
814 #define MAS0_HES (1 << MAS0_HES_SHIFT)
815
816 #define MAS0_ESEL_SHIFT 16
817 #define MAS0_ESEL_MASK (0xfff << MAS0_ESEL_SHIFT)
818
819 #define MAS0_TLBSEL_SHIFT 28
820 #define MAS0_TLBSEL_MASK (3 << MAS0_TLBSEL_SHIFT)
821 #define MAS0_TLBSEL_TLB0 (0 << MAS0_TLBSEL_SHIFT)
822 #define MAS0_TLBSEL_TLB1 (1 << MAS0_TLBSEL_SHIFT)
823 #define MAS0_TLBSEL_TLB2 (2 << MAS0_TLBSEL_SHIFT)
824 #define MAS0_TLBSEL_TLB3 (3 << MAS0_TLBSEL_SHIFT)
825
826 #define MAS0_ATSEL_SHIFT 31
827 #define MAS0_ATSEL (1 << MAS0_ATSEL_SHIFT)
828 #define MAS0_ATSEL_TLB 0
829 #define MAS0_ATSEL_LRAT MAS0_ATSEL
830
831 #define MAS1_TSIZE_SHIFT 7
832 #define MAS1_TSIZE_MASK (0x1f << MAS1_TSIZE_SHIFT)
833
834 #define MAS1_TS_SHIFT 12
835 #define MAS1_TS (1 << MAS1_TS_SHIFT)
836
837 #define MAS1_IND_SHIFT 13
838 #define MAS1_IND (1 << MAS1_IND_SHIFT)
839
840 #define MAS1_TID_SHIFT 16
841 #define MAS1_TID_MASK (0x3fff << MAS1_TID_SHIFT)
842
843 #define MAS1_IPROT_SHIFT 30
844 #define MAS1_IPROT (1 << MAS1_IPROT_SHIFT)
845
846 #define MAS1_VALID_SHIFT 31
847 #define MAS1_VALID 0x80000000
848
849 #define MAS2_EPN_SHIFT 12
850 #define MAS2_EPN_MASK (~0ULL << MAS2_EPN_SHIFT)
851
852 #define MAS2_ACM_SHIFT 6
853 #define MAS2_ACM (1 << MAS2_ACM_SHIFT)
854
855 #define MAS2_VLE_SHIFT 5
856 #define MAS2_VLE (1 << MAS2_VLE_SHIFT)
857
858 #define MAS2_W_SHIFT 4
859 #define MAS2_W (1 << MAS2_W_SHIFT)
860
861 #define MAS2_I_SHIFT 3
862 #define MAS2_I (1 << MAS2_I_SHIFT)
863
864 #define MAS2_M_SHIFT 2
865 #define MAS2_M (1 << MAS2_M_SHIFT)
866
867 #define MAS2_G_SHIFT 1
868 #define MAS2_G (1 << MAS2_G_SHIFT)
869
870 #define MAS2_E_SHIFT 0
871 #define MAS2_E (1 << MAS2_E_SHIFT)
872
873 #define MAS3_RPN_SHIFT 12
874 #define MAS3_RPN_MASK (0xfffff << MAS3_RPN_SHIFT)
875
876 #define MAS3_U0 0x00000200
877 #define MAS3_U1 0x00000100
878 #define MAS3_U2 0x00000080
879 #define MAS3_U3 0x00000040
880 #define MAS3_UX 0x00000020
881 #define MAS3_SX 0x00000010
882 #define MAS3_UW 0x00000008
883 #define MAS3_SW 0x00000004
884 #define MAS3_UR 0x00000002
885 #define MAS3_SR 0x00000001
886 #define MAS3_SPSIZE_SHIFT 1
887 #define MAS3_SPSIZE_MASK (0x3e << MAS3_SPSIZE_SHIFT)
888
889 #define MAS4_TLBSELD_SHIFT MAS0_TLBSEL_SHIFT
890 #define MAS4_TLBSELD_MASK MAS0_TLBSEL_MASK
891 #define MAS4_TIDSELD_MASK 0x00030000
892 #define MAS4_TIDSELD_PID0 0x00000000
893 #define MAS4_TIDSELD_PID1 0x00010000
894 #define MAS4_TIDSELD_PID2 0x00020000
895 #define MAS4_TIDSELD_PIDZ 0x00030000
896 #define MAS4_INDD 0x00008000 /* Default IND */
897 #define MAS4_TSIZED_SHIFT MAS1_TSIZE_SHIFT
898 #define MAS4_TSIZED_MASK MAS1_TSIZE_MASK
899 #define MAS4_ACMD 0x00000040
900 #define MAS4_VLED 0x00000020
901 #define MAS4_WD 0x00000010
902 #define MAS4_ID 0x00000008
903 #define MAS4_MD 0x00000004
904 #define MAS4_GD 0x00000002
905 #define MAS4_ED 0x00000001
906 #define MAS4_WIMGED_MASK 0x0000001f /* Default WIMGE */
907 #define MAS4_WIMGED_SHIFT 0
908
909 #define MAS5_SGS 0x80000000
910 #define MAS5_SLPID_MASK 0x00000fff
911
912 #define MAS6_SPID0 0x3fff0000
913 #define MAS6_SPID1 0x00007ffe
914 #define MAS6_ISIZE(x) MAS1_TSIZE(x)
915 #define MAS6_SAS 0x00000001
916 #define MAS6_SPID MAS6_SPID0
917 #define MAS6_SIND 0x00000002 /* Indirect page */
918 #define MAS6_SIND_SHIFT 1
919 #define MAS6_SPID_MASK 0x3fff0000
920 #define MAS6_SPID_SHIFT 16
921 #define MAS6_ISIZE_MASK 0x00000f80
922 #define MAS6_ISIZE_SHIFT 7
923
924 #define MAS7_RPN 0xffffffff
925
926 #define MAS8_TGS 0x80000000
927 #define MAS8_VF 0x40000000
928 #define MAS8_TLBPID 0x00000fff
929
930 /* Bit definitions for MMUCFG */
931 #define MMUCFG_MAVN 0x00000003 /* MMU Architecture Version Number */
932 #define MMUCFG_MAVN_V1 0x00000000 /* v1.0 */
933 #define MMUCFG_MAVN_V2 0x00000001 /* v2.0 */
934 #define MMUCFG_NTLBS 0x0000000c /* Number of TLBs */
935 #define MMUCFG_PIDSIZE 0x000007c0 /* PID Reg Size */
936 #define MMUCFG_TWC 0x00008000 /* TLB Write Conditional (v2.0) */
937 #define MMUCFG_LRAT 0x00010000 /* LRAT Supported (v2.0) */
938 #define MMUCFG_RASIZE 0x00fe0000 /* Real Addr Size */
939 #define MMUCFG_LPIDSIZE 0x0f000000 /* LPID Reg Size */
940
941 /* Bit definitions for MMUCSR0 */
942 #define MMUCSR0_TLB1FI 0x00000002 /* TLB1 Flash invalidate */
943 #define MMUCSR0_TLB0FI 0x00000004 /* TLB0 Flash invalidate */
944 #define MMUCSR0_TLB2FI 0x00000040 /* TLB2 Flash invalidate */
945 #define MMUCSR0_TLB3FI 0x00000020 /* TLB3 Flash invalidate */
946 #define MMUCSR0_TLBFI (MMUCSR0_TLB0FI | MMUCSR0_TLB1FI | \
947 MMUCSR0_TLB2FI | MMUCSR0_TLB3FI)
948 #define MMUCSR0_TLB0PS 0x00000780 /* TLB0 Page Size */
949 #define MMUCSR0_TLB1PS 0x00007800 /* TLB1 Page Size */
950 #define MMUCSR0_TLB2PS 0x00078000 /* TLB2 Page Size */
951 #define MMUCSR0_TLB3PS 0x00780000 /* TLB3 Page Size */
952
953 /* TLBnCFG encoding */
954 #define TLBnCFG_N_ENTRY 0x00000fff /* number of entries */
955 #define TLBnCFG_HES 0x00002000 /* HW select supported */
956 #define TLBnCFG_AVAIL 0x00004000 /* variable page size */
957 #define TLBnCFG_IPROT 0x00008000 /* IPROT supported */
958 #define TLBnCFG_GTWE 0x00010000 /* Guest can write */
959 #define TLBnCFG_IND 0x00020000 /* IND entries supported */
960 #define TLBnCFG_PT 0x00040000 /* Can load from page table */
961 #define TLBnCFG_MINSIZE 0x00f00000 /* Minimum Page Size (v1.0) */
962 #define TLBnCFG_MINSIZE_SHIFT 20
963 #define TLBnCFG_MAXSIZE 0x000f0000 /* Maximum Page Size (v1.0) */
964 #define TLBnCFG_MAXSIZE_SHIFT 16
965 #define TLBnCFG_ASSOC 0xff000000 /* Associativity */
966 #define TLBnCFG_ASSOC_SHIFT 24
967
968 /* TLBnPS encoding */
969 #define TLBnPS_4K 0x00000004
970 #define TLBnPS_8K 0x00000008
971 #define TLBnPS_16K 0x00000010
972 #define TLBnPS_32K 0x00000020
973 #define TLBnPS_64K 0x00000040
974 #define TLBnPS_128K 0x00000080
975 #define TLBnPS_256K 0x00000100
976 #define TLBnPS_512K 0x00000200
977 #define TLBnPS_1M 0x00000400
978 #define TLBnPS_2M 0x00000800
979 #define TLBnPS_4M 0x00001000
980 #define TLBnPS_8M 0x00002000
981 #define TLBnPS_16M 0x00004000
982 #define TLBnPS_32M 0x00008000
983 #define TLBnPS_64M 0x00010000
984 #define TLBnPS_128M 0x00020000
985 #define TLBnPS_256M 0x00040000
986 #define TLBnPS_512M 0x00080000
987 #define TLBnPS_1G 0x00100000
988 #define TLBnPS_2G 0x00200000
989 #define TLBnPS_4G 0x00400000
990 #define TLBnPS_8G 0x00800000
991 #define TLBnPS_16G 0x01000000
992 #define TLBnPS_32G 0x02000000
993 #define TLBnPS_64G 0x04000000
994 #define TLBnPS_128G 0x08000000
995 #define TLBnPS_256G 0x10000000
996
997 /* tlbilx action encoding */
998 #define TLBILX_T_ALL 0
999 #define TLBILX_T_TID 1
1000 #define TLBILX_T_FULLMATCH 3
1001 #define TLBILX_T_CLASS0 4
1002 #define TLBILX_T_CLASS1 5
1003 #define TLBILX_T_CLASS2 6
1004 #define TLBILX_T_CLASS3 7
1005
1006 /* BookE 2.06 helper defines */
1007
1008 #define BOOKE206_FLUSH_TLB0 (1 << 0)
1009 #define BOOKE206_FLUSH_TLB1 (1 << 1)
1010 #define BOOKE206_FLUSH_TLB2 (1 << 2)
1011 #define BOOKE206_FLUSH_TLB3 (1 << 3)
1012
1013 /* number of possible TLBs */
1014 #define BOOKE206_MAX_TLBN 4
1015
1016 #define EPID_EPID_SHIFT 0x0
1017 #define EPID_EPID 0xFF
1018 #define EPID_ELPID_SHIFT 0x10
1019 #define EPID_ELPID 0x3F0000
1020 #define EPID_EGS 0x20000000
1021 #define EPID_EGS_SHIFT 29
1022 #define EPID_EAS 0x40000000
1023 #define EPID_EAS_SHIFT 30
1024 #define EPID_EPR 0x80000000
1025 #define EPID_EPR_SHIFT 31
1026 /* We don't support EGS and ELPID */
1027 #define EPID_MASK (EPID_EPID | EPID_EAS | EPID_EPR)
1028
1029 /*****************************************************************************/
1030 /* Server and Embedded Processor Control */
1031
1032 #define DBELL_TYPE_SHIFT 27
1033 #define DBELL_TYPE_MASK (0x1f << DBELL_TYPE_SHIFT)
1034 #define DBELL_TYPE_DBELL (0x00 << DBELL_TYPE_SHIFT)
1035 #define DBELL_TYPE_DBELL_CRIT (0x01 << DBELL_TYPE_SHIFT)
1036 #define DBELL_TYPE_G_DBELL (0x02 << DBELL_TYPE_SHIFT)
1037 #define DBELL_TYPE_G_DBELL_CRIT (0x03 << DBELL_TYPE_SHIFT)
1038 #define DBELL_TYPE_G_DBELL_MC (0x04 << DBELL_TYPE_SHIFT)
1039
1040 #define DBELL_TYPE_DBELL_SERVER (0x05 << DBELL_TYPE_SHIFT)
1041
1042 #define DBELL_BRDCAST PPC_BIT(37)
1043 #define DBELL_LPIDTAG_SHIFT 14
1044 #define DBELL_LPIDTAG_MASK (0xfff << DBELL_LPIDTAG_SHIFT)
1045 #define DBELL_PIRTAG_MASK 0x3fff
1046
1047 #define DBELL_PROCIDTAG_MASK PPC_BITMASK(44, 63)
1048
1049 #define PPC_PAGE_SIZES_MAX_SZ 8
1050
1051 struct ppc_radix_page_info {
1052 uint32_t count;
1053 uint32_t entries[PPC_PAGE_SIZES_MAX_SZ];
1054 };
1055
1056 /*****************************************************************************/
1057 /* The whole PowerPC CPU context */
1058
1059 /*
1060 * PowerPC needs eight modes for different hypervisor/supervisor/guest
1061 * + real/paged mode combinations. The other two modes are for
1062 * external PID load/store.
1063 */
1064 #define PPC_TLB_EPID_LOAD 8
1065 #define PPC_TLB_EPID_STORE 9
1066
1067 #define PPC_CPU_OPCODES_LEN 0x40
1068 #define PPC_CPU_INDIRECT_OPCODES_LEN 0x20
1069
1070 struct CPUArchState {
1071 /* Most commonly used resources during translated code execution first */
1072 target_ulong gpr[32]; /* general purpose registers */
1073 target_ulong gprh[32]; /* storage for GPR MSB, used by the SPE extension */
1074 target_ulong lr;
1075 target_ulong ctr;
1076 uint32_t crf[8]; /* condition register */
1077 #if defined(TARGET_PPC64)
1078 target_ulong cfar;
1079 #endif
1080 target_ulong xer; /* XER (with SO, OV, CA split out) */
1081 target_ulong so;
1082 target_ulong ov;
1083 target_ulong ca;
1084 target_ulong ov32;
1085 target_ulong ca32;
1086
1087 target_ulong reserve_addr; /* Reservation address */
1088 target_ulong reserve_val; /* Reservation value */
1089 target_ulong reserve_val2;
1090
1091 /* These are used in supervisor mode only */
1092 target_ulong msr; /* machine state register */
1093 target_ulong tgpr[4]; /* temporary general purpose registers, */
1094 /* used to speed-up TLB assist handlers */
1095
1096 target_ulong nip; /* next instruction pointer */
1097 uint64_t retxh; /* high part of 128-bit helper return */
1098
1099 /* when a memory exception occurs, the access type is stored here */
1100 int access_type;
1101
1102 #if !defined(CONFIG_USER_ONLY)
1103 /* MMU context, only relevant for full system emulation */
1104 #if defined(TARGET_PPC64)
1105 ppc_slb_t slb[MAX_SLB_ENTRIES]; /* PowerPC 64 SLB area */
1106 #endif
1107 target_ulong sr[32]; /* segment registers */
1108 uint32_t nb_BATs; /* number of BATs */
1109 target_ulong DBAT[2][8];
1110 target_ulong IBAT[2][8];
1111 /* PowerPC TLB registers (for 4xx, e500 and 60x software driven TLBs) */
1112 int32_t nb_tlb; /* Total number of TLB */
1113 int tlb_per_way; /* Speed-up helper: used to avoid divisions at run time */
1114 int nb_ways; /* Number of ways in the TLB set */
1115 int last_way; /* Last used way used to allocate TLB in a LRU way */
1116 int id_tlbs; /* If 1, MMU has separated TLBs for instructions & data */
1117 int nb_pids; /* Number of available PID registers */
1118 int tlb_type; /* Type of TLB we're dealing with */
1119 ppc_tlb_t tlb; /* TLB is optional. Allocate them only if needed */
1120 bool tlb_dirty; /* Set to non-zero when modifying TLB */
1121 bool kvm_sw_tlb; /* non-zero if KVM SW TLB API is active */
1122 uint32_t tlb_need_flush; /* Delayed flush needed */
1123 #define TLB_NEED_LOCAL_FLUSH 0x1
1124 #define TLB_NEED_GLOBAL_FLUSH 0x2
1125 #endif
1126
1127 /* Other registers */
1128 target_ulong spr[1024]; /* special purpose registers */
1129 ppc_spr_t spr_cb[1024];
1130 /* Composite status for PMC[1-6] enabled and counting insns or cycles. */
1131 uint8_t pmc_ins_cnt;
1132 uint8_t pmc_cyc_cnt;
1133 /* Vector status and control register, minus VSCR_SAT */
1134 uint32_t vscr;
1135 /* VSX registers (including FP and AVR) */
1136 ppc_vsr_t vsr[64] QEMU_ALIGNED(16);
1137 /* Non-zero if and only if VSCR_SAT should be set */
1138 ppc_vsr_t vscr_sat QEMU_ALIGNED(16);
1139 /* SPE registers */
1140 uint64_t spe_acc;
1141 uint32_t spe_fscr;
1142 /* SPE and Altivec share status as they'll never be used simultaneously */
1143 float_status vec_status;
1144 float_status fp_status; /* Floating point execution context */
1145 target_ulong fpscr; /* Floating point status and control register */
1146
1147 /* Internal devices resources */
1148 ppc_tb_t *tb_env; /* Time base and decrementer */
1149 ppc_dcr_t *dcr_env; /* Device control registers */
1150
1151 int dcache_line_size;
1152 int icache_line_size;
1153
1154 /* These resources are used during exception processing */
1155 /* CPU model definition */
1156 target_ulong msr_mask;
1157 powerpc_mmu_t mmu_model;
1158 powerpc_excp_t excp_model;
1159 powerpc_input_t bus_model;
1160 int bfd_mach;
1161 uint32_t flags;
1162 uint64_t insns_flags;
1163 uint64_t insns_flags2;
1164
1165 int error_code;
1166 uint32_t pending_interrupts;
1167 #if !defined(CONFIG_USER_ONLY)
1168 /*
1169 * This is the IRQ controller, which is implementation dependent and only
1170 * relevant when emulating a complete machine. Note that this isn't used
1171 * by recent Book3s compatible CPUs (POWER7 and newer).
1172 */
1173 uint32_t irq_input_state;
1174 void **irq_inputs;
1175
1176 target_ulong excp_vectors[POWERPC_EXCP_NB]; /* Exception vectors */
1177 target_ulong excp_prefix;
1178 target_ulong ivor_mask;
1179 target_ulong ivpr_mask;
1180 target_ulong hreset_vector;
1181 hwaddr mpic_iack;
1182 bool mpic_proxy; /* true if the external proxy facility mode is enabled */
1183 bool has_hv_mode; /* set when the processor has an HV mode, thus HV priv */
1184 /* instructions and SPRs are diallowed if MSR:HV is 0 */
1185 /*
1186 * On P7/P8/P9, set when in PM state so we need to handle resume in a
1187 * special way (such as routing some resume causes to 0x100, i.e. sreset).
1188 */
1189 bool resume_as_sreset;
1190 #endif
1191
1192 /* These resources are used only in TCG */
1193 uint32_t hflags;
1194 target_ulong hflags_compat_nmsr; /* for migration compatibility */
1195
1196 /* Power management */
1197 int (*check_pow)(CPUPPCState *env);
1198
1199 #if !defined(CONFIG_USER_ONLY)
1200 void *load_info; /* holds boot loading state */
1201 #endif
1202
1203 /* booke timers */
1204
1205 /*
1206 * Specifies bit locations of the Time Base used to signal a fixed timer
1207 * exception on a transition from 0 to 1 (watchdog or fixed-interval timer)
1208 *
1209 * 0 selects the least significant bit, 63 selects the most significant bit
1210 */
1211 uint8_t fit_period[4];
1212 uint8_t wdt_period[4];
1213
1214 /* Transactional memory state */
1215 target_ulong tm_gpr[32];
1216 ppc_avr_t tm_vsr[64];
1217 uint64_t tm_cr;
1218 uint64_t tm_lr;
1219 uint64_t tm_ctr;
1220 uint64_t tm_fpscr;
1221 uint64_t tm_amr;
1222 uint64_t tm_ppr;
1223 uint64_t tm_vrsave;
1224 uint32_t tm_vscr;
1225 uint64_t tm_dscr;
1226 uint64_t tm_tar;
1227
1228 /*
1229 * Timers used to fire performance monitor alerts
1230 * when counting cycles.
1231 */
1232 QEMUTimer *pmu_cyc_overflow_timers[PMU_COUNTERS_NUM];
1233
1234 /*
1235 * PMU base time value used by the PMU to calculate
1236 * running cycles.
1237 */
1238 uint64_t pmu_base_time;
1239 };
1240
1241 #define SET_FIT_PERIOD(a_, b_, c_, d_) \
1242 do { \
1243 env->fit_period[0] = (a_); \
1244 env->fit_period[1] = (b_); \
1245 env->fit_period[2] = (c_); \
1246 env->fit_period[3] = (d_); \
1247 } while (0)
1248
1249 #define SET_WDT_PERIOD(a_, b_, c_, d_) \
1250 do { \
1251 env->wdt_period[0] = (a_); \
1252 env->wdt_period[1] = (b_); \
1253 env->wdt_period[2] = (c_); \
1254 env->wdt_period[3] = (d_); \
1255 } while (0)
1256
1257 typedef struct PPCVirtualHypervisor PPCVirtualHypervisor;
1258 typedef struct PPCVirtualHypervisorClass PPCVirtualHypervisorClass;
1259
1260 /**
1261 * PowerPCCPU:
1262 * @env: #CPUPPCState
1263 * @vcpu_id: vCPU identifier given to KVM
1264 * @compat_pvr: Current logical PVR, zero if in "raw" mode
1265 *
1266 * A PowerPC CPU.
1267 */
1268 struct ArchCPU {
1269 /*< private >*/
1270 CPUState parent_obj;
1271 /*< public >*/
1272
1273 CPUNegativeOffsetState neg;
1274 CPUPPCState env;
1275
1276 int vcpu_id;
1277 uint32_t compat_pvr;
1278 PPCVirtualHypervisor *vhyp;
1279 void *machine_data;
1280 int32_t node_id; /* NUMA node this CPU belongs to */
1281 PPCHash64Options *hash64_opts;
1282
1283 /* Those resources are used only during code translation */
1284 /* opcode handlers */
1285 opc_handler_t *opcodes[PPC_CPU_OPCODES_LEN];
1286
1287 /* Fields related to migration compatibility hacks */
1288 bool pre_2_8_migration;
1289 target_ulong mig_msr_mask;
1290 uint64_t mig_insns_flags;
1291 uint64_t mig_insns_flags2;
1292 uint32_t mig_nb_BATs;
1293 bool pre_2_10_migration;
1294 bool pre_3_0_migration;
1295 int32_t mig_slb_nr;
1296 };
1297
1298
1299 PowerPCCPUClass *ppc_cpu_class_by_pvr(uint32_t pvr);
1300 PowerPCCPUClass *ppc_cpu_class_by_pvr_mask(uint32_t pvr);
1301 PowerPCCPUClass *ppc_cpu_get_family_class(PowerPCCPUClass *pcc);
1302
1303 #ifndef CONFIG_USER_ONLY
1304 struct PPCVirtualHypervisorClass {
1305 InterfaceClass parent;
1306 bool (*cpu_in_nested)(PowerPCCPU *cpu);
1307 void (*deliver_hv_excp)(PowerPCCPU *cpu, int excp);
1308 void (*hypercall)(PPCVirtualHypervisor *vhyp, PowerPCCPU *cpu);
1309 hwaddr (*hpt_mask)(PPCVirtualHypervisor *vhyp);
1310 const ppc_hash_pte64_t *(*map_hptes)(PPCVirtualHypervisor *vhyp,
1311 hwaddr ptex, int n);
1312 void (*unmap_hptes)(PPCVirtualHypervisor *vhyp,
1313 const ppc_hash_pte64_t *hptes,
1314 hwaddr ptex, int n);
1315 void (*hpte_set_c)(PPCVirtualHypervisor *vhyp, hwaddr ptex, uint64_t pte1);
1316 void (*hpte_set_r)(PPCVirtualHypervisor *vhyp, hwaddr ptex, uint64_t pte1);
1317 bool (*get_pate)(PPCVirtualHypervisor *vhyp, PowerPCCPU *cpu,
1318 target_ulong lpid, ppc_v3_pate_t *entry);
1319 target_ulong (*encode_hpt_for_kvm_pr)(PPCVirtualHypervisor *vhyp);
1320 void (*cpu_exec_enter)(PPCVirtualHypervisor *vhyp, PowerPCCPU *cpu);
1321 void (*cpu_exec_exit)(PPCVirtualHypervisor *vhyp, PowerPCCPU *cpu);
1322 };
1323
1324 #define TYPE_PPC_VIRTUAL_HYPERVISOR "ppc-virtual-hypervisor"
1325 DECLARE_OBJ_CHECKERS(PPCVirtualHypervisor, PPCVirtualHypervisorClass,
1326 PPC_VIRTUAL_HYPERVISOR, TYPE_PPC_VIRTUAL_HYPERVISOR)
1327
1328 static inline bool vhyp_cpu_in_nested(PowerPCCPU *cpu)
1329 {
1330 return PPC_VIRTUAL_HYPERVISOR_GET_CLASS(cpu->vhyp)->cpu_in_nested(cpu);
1331 }
1332 #endif /* CONFIG_USER_ONLY */
1333
1334 void ppc_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
1335 hwaddr ppc_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
1336 int ppc_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
1337 int ppc_cpu_gdb_read_register_apple(CPUState *cpu, GByteArray *buf, int reg);
1338 int ppc_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
1339 int ppc_cpu_gdb_write_register_apple(CPUState *cpu, uint8_t *buf, int reg);
1340 #ifndef CONFIG_USER_ONLY
1341 void ppc_gdb_gen_spr_xml(PowerPCCPU *cpu);
1342 const char *ppc_gdb_get_dynamic_xml(CPUState *cs, const char *xml_name);
1343 #endif
1344 int ppc64_cpu_write_elf64_note(WriteCoreDumpFunction f, CPUState *cs,
1345 int cpuid, void *opaque);
1346 int ppc32_cpu_write_elf32_note(WriteCoreDumpFunction f, CPUState *cs,
1347 int cpuid, void *opaque);
1348 #ifndef CONFIG_USER_ONLY
1349 void ppc_cpu_do_interrupt(CPUState *cpu);
1350 bool ppc_cpu_exec_interrupt(CPUState *cpu, int int_req);
1351 void ppc_cpu_do_system_reset(CPUState *cs);
1352 void ppc_cpu_do_fwnmi_machine_check(CPUState *cs, target_ulong vector);
1353 extern const VMStateDescription vmstate_ppc_cpu;
1354 #endif
1355
1356 /*****************************************************************************/
1357 void ppc_translate_init(void);
1358
1359 #if !defined(CONFIG_USER_ONLY)
1360 void ppc_store_sdr1(CPUPPCState *env, target_ulong value);
1361 #endif /* !defined(CONFIG_USER_ONLY) */
1362 void ppc_store_msr(CPUPPCState *env, target_ulong value);
1363 void ppc_store_lpcr(PowerPCCPU *cpu, target_ulong val);
1364
1365 void ppc_cpu_list(void);
1366
1367 /* Time-base and decrementer management */
1368 #ifndef NO_CPU_IO_DEFS
1369 uint64_t cpu_ppc_load_tbl(CPUPPCState *env);
1370 uint32_t cpu_ppc_load_tbu(CPUPPCState *env);
1371 void cpu_ppc_store_tbu(CPUPPCState *env, uint32_t value);
1372 void cpu_ppc_store_tbl(CPUPPCState *env, uint32_t value);
1373 uint64_t cpu_ppc_load_atbl(CPUPPCState *env);
1374 uint32_t cpu_ppc_load_atbu(CPUPPCState *env);
1375 void cpu_ppc_store_atbl(CPUPPCState *env, uint32_t value);
1376 void cpu_ppc_store_atbu(CPUPPCState *env, uint32_t value);
1377 uint64_t cpu_ppc_load_vtb(CPUPPCState *env);
1378 void cpu_ppc_store_vtb(CPUPPCState *env, uint64_t value);
1379 bool ppc_decr_clear_on_delivery(CPUPPCState *env);
1380 target_ulong cpu_ppc_load_decr(CPUPPCState *env);
1381 void cpu_ppc_store_decr(CPUPPCState *env, target_ulong value);
1382 target_ulong cpu_ppc_load_hdecr(CPUPPCState *env);
1383 void cpu_ppc_store_hdecr(CPUPPCState *env, target_ulong value);
1384 void cpu_ppc_store_tbu40(CPUPPCState *env, uint64_t value);
1385 uint64_t cpu_ppc_load_purr(CPUPPCState *env);
1386 void cpu_ppc_store_purr(CPUPPCState *env, uint64_t value);
1387 #if !defined(CONFIG_USER_ONLY)
1388 target_ulong load_40x_pit(CPUPPCState *env);
1389 void store_40x_pit(CPUPPCState *env, target_ulong val);
1390 void store_40x_dbcr0(CPUPPCState *env, uint32_t val);
1391 void store_40x_sler(CPUPPCState *env, uint32_t val);
1392 void store_40x_tcr(CPUPPCState *env, target_ulong val);
1393 void store_40x_tsr(CPUPPCState *env, target_ulong val);
1394 void store_booke_tcr(CPUPPCState *env, target_ulong val);
1395 void store_booke_tsr(CPUPPCState *env, target_ulong val);
1396 void ppc_tlb_invalidate_all(CPUPPCState *env);
1397 void ppc_tlb_invalidate_one(CPUPPCState *env, target_ulong addr);
1398 void cpu_ppc_set_vhyp(PowerPCCPU *cpu, PPCVirtualHypervisor *vhyp);
1399 int ppcmas_tlb_check(CPUPPCState *env, ppcmas_tlb_t *tlb,
1400 hwaddr *raddrp, target_ulong address,
1401 uint32_t pid);
1402 int ppcemb_tlb_check(CPUPPCState *env, ppcemb_tlb_t *tlb,
1403 hwaddr *raddrp,
1404 target_ulong address, uint32_t pid, int ext,
1405 int i);
1406 hwaddr booke206_tlb_to_page_size(CPUPPCState *env,
1407 ppcmas_tlb_t *tlb);
1408 #endif
1409 #endif
1410
1411 void ppc_store_fpscr(CPUPPCState *env, target_ulong val);
1412 void helper_hfscr_facility_check(CPUPPCState *env, uint32_t bit,
1413 const char *caller, uint32_t cause);
1414
1415 static inline uint64_t ppc_dump_gpr(CPUPPCState *env, int gprn)
1416 {
1417 uint64_t gprv;
1418
1419 gprv = env->gpr[gprn];
1420 if (env->flags & POWERPC_FLAG_SPE) {
1421 /*
1422 * If the CPU implements the SPE extension, we have to get the
1423 * high bits of the GPR from the gprh storage area
1424 */
1425 gprv &= 0xFFFFFFFFULL;
1426 gprv |= (uint64_t)env->gprh[gprn] << 32;
1427 }
1428
1429 return gprv;
1430 }
1431
1432 /* Device control registers */
1433 int ppc_dcr_read(ppc_dcr_t *dcr_env, int dcrn, uint32_t *valp);
1434 int ppc_dcr_write(ppc_dcr_t *dcr_env, int dcrn, uint32_t val);
1435
1436 #define POWERPC_CPU_TYPE_SUFFIX "-" TYPE_POWERPC_CPU
1437 #define POWERPC_CPU_TYPE_NAME(model) model POWERPC_CPU_TYPE_SUFFIX
1438 #define CPU_RESOLVING_TYPE TYPE_POWERPC_CPU
1439
1440 #define cpu_list ppc_cpu_list
1441
1442 /* MMU modes definitions */
1443 #define MMU_USER_IDX 0
1444 static inline int cpu_mmu_index(CPUPPCState *env, bool ifetch)
1445 {
1446 #ifdef CONFIG_USER_ONLY
1447 return MMU_USER_IDX;
1448 #else
1449 return (env->hflags >> (ifetch ? HFLAGS_IMMU_IDX : HFLAGS_DMMU_IDX)) & 7;
1450 #endif
1451 }
1452
1453 /* Compatibility modes */
1454 #if defined(TARGET_PPC64)
1455 bool ppc_check_compat(PowerPCCPU *cpu, uint32_t compat_pvr,
1456 uint32_t min_compat_pvr, uint32_t max_compat_pvr);
1457 bool ppc_type_check_compat(const char *cputype, uint32_t compat_pvr,
1458 uint32_t min_compat_pvr, uint32_t max_compat_pvr);
1459
1460 int ppc_set_compat(PowerPCCPU *cpu, uint32_t compat_pvr, Error **errp);
1461
1462 #if !defined(CONFIG_USER_ONLY)
1463 int ppc_set_compat_all(uint32_t compat_pvr, Error **errp);
1464 #endif
1465 int ppc_compat_max_vthreads(PowerPCCPU *cpu);
1466 void ppc_compat_add_property(Object *obj, const char *name,
1467 uint32_t *compat_pvr, const char *basedesc);
1468 #endif /* defined(TARGET_PPC64) */
1469
1470 #include "exec/cpu-all.h"
1471
1472 /*****************************************************************************/
1473 /* CRF definitions */
1474 #define CRF_LT_BIT 3
1475 #define CRF_GT_BIT 2
1476 #define CRF_EQ_BIT 1
1477 #define CRF_SO_BIT 0
1478 #define CRF_LT (1 << CRF_LT_BIT)
1479 #define CRF_GT (1 << CRF_GT_BIT)
1480 #define CRF_EQ (1 << CRF_EQ_BIT)
1481 #define CRF_SO (1 << CRF_SO_BIT)
1482 /* For SPE extensions */
1483 #define CRF_CH (1 << CRF_LT_BIT)
1484 #define CRF_CL (1 << CRF_GT_BIT)
1485 #define CRF_CH_OR_CL (1 << CRF_EQ_BIT)
1486 #define CRF_CH_AND_CL (1 << CRF_SO_BIT)
1487
1488 /* XER definitions */
1489 #define XER_SO 31
1490 #define XER_OV 30
1491 #define XER_CA 29
1492 #define XER_OV32 19
1493 #define XER_CA32 18
1494 #define XER_CMP 8
1495 #define XER_BC 0
1496 #define xer_so (env->so)
1497 #define xer_ov (env->ov)
1498 #define xer_ca (env->ca)
1499 #define xer_ov32 (env->ov)
1500 #define xer_ca32 (env->ca)
1501 #define xer_cmp ((env->xer >> XER_CMP) & 0xFF)
1502 #define xer_bc ((env->xer >> XER_BC) & 0x7F)
1503
1504 /* SPR definitions */
1505 #define SPR_MQ (0x000)
1506 #define SPR_XER (0x001)
1507 #define SPR_LR (0x008)
1508 #define SPR_CTR (0x009)
1509 #define SPR_UAMR (0x00D)
1510 #define SPR_DSCR (0x011)
1511 #define SPR_DSISR (0x012)
1512 #define SPR_DAR (0x013)
1513 #define SPR_DECR (0x016)
1514 #define SPR_SDR1 (0x019)
1515 #define SPR_SRR0 (0x01A)
1516 #define SPR_SRR1 (0x01B)
1517 #define SPR_CFAR (0x01C)
1518 #define SPR_AMR (0x01D)
1519 #define SPR_ACOP (0x01F)
1520 #define SPR_BOOKE_PID (0x030)
1521 #define SPR_BOOKS_PID (0x030)
1522 #define SPR_BOOKE_DECAR (0x036)
1523 #define SPR_BOOKE_CSRR0 (0x03A)
1524 #define SPR_BOOKE_CSRR1 (0x03B)
1525 #define SPR_BOOKE_DEAR (0x03D)
1526 #define SPR_IAMR (0x03D)
1527 #define SPR_BOOKE_ESR (0x03E)
1528 #define SPR_BOOKE_IVPR (0x03F)
1529 #define SPR_MPC_EIE (0x050)
1530 #define SPR_MPC_EID (0x051)
1531 #define SPR_MPC_NRI (0x052)
1532 #define SPR_TFHAR (0x080)
1533 #define SPR_TFIAR (0x081)
1534 #define SPR_TEXASR (0x082)
1535 #define SPR_TEXASRU (0x083)
1536 #define SPR_UCTRL (0x088)
1537 #define SPR_TIDR (0x090)
1538 #define SPR_MPC_CMPA (0x090)
1539 #define SPR_MPC_CMPB (0x091)
1540 #define SPR_MPC_CMPC (0x092)
1541 #define SPR_MPC_CMPD (0x093)
1542 #define SPR_MPC_ECR (0x094)
1543 #define SPR_MPC_DER (0x095)
1544 #define SPR_MPC_COUNTA (0x096)
1545 #define SPR_MPC_COUNTB (0x097)
1546 #define SPR_CTRL (0x098)
1547 #define SPR_MPC_CMPE (0x098)
1548 #define SPR_MPC_CMPF (0x099)
1549 #define SPR_FSCR (0x099)
1550 #define SPR_MPC_CMPG (0x09A)
1551 #define SPR_MPC_CMPH (0x09B)
1552 #define SPR_MPC_LCTRL1 (0x09C)
1553 #define SPR_MPC_LCTRL2 (0x09D)
1554 #define SPR_UAMOR (0x09D)
1555 #define SPR_MPC_ICTRL (0x09E)
1556 #define SPR_MPC_BAR (0x09F)
1557 #define SPR_PSPB (0x09F)
1558 #define SPR_DPDES (0x0B0)
1559 #define SPR_DAWR0 (0x0B4)
1560 #define SPR_RPR (0x0BA)
1561 #define SPR_CIABR (0x0BB)
1562 #define SPR_DAWRX0 (0x0BC)
1563 #define SPR_HFSCR (0x0BE)
1564 #define SPR_VRSAVE (0x100)
1565 #define SPR_USPRG0 (0x100)
1566 #define SPR_USPRG1 (0x101)
1567 #define SPR_USPRG2 (0x102)
1568 #define SPR_USPRG3 (0x103)
1569 #define SPR_USPRG4 (0x104)
1570 #define SPR_USPRG5 (0x105)
1571 #define SPR_USPRG6 (0x106)
1572 #define SPR_USPRG7 (0x107)
1573 #define SPR_VTBL (0x10C)
1574 #define SPR_VTBU (0x10D)
1575 #define SPR_SPRG0 (0x110)
1576 #define SPR_SPRG1 (0x111)
1577 #define SPR_SPRG2 (0x112)
1578 #define SPR_SPRG3 (0x113)
1579 #define SPR_SPRG4 (0x114)
1580 #define SPR_SCOMC (0x114)
1581 #define SPR_SPRG5 (0x115)
1582 #define SPR_SCOMD (0x115)
1583 #define SPR_SPRG6 (0x116)
1584 #define SPR_SPRG7 (0x117)
1585 #define SPR_ASR (0x118)
1586 #define SPR_EAR (0x11A)
1587 #define SPR_TBL (0x11C)
1588 #define SPR_TBU (0x11D)
1589 #define SPR_TBU40 (0x11E)
1590 #define SPR_SVR (0x11E)
1591 #define SPR_BOOKE_PIR (0x11E)
1592 #define SPR_PVR (0x11F)
1593 #define SPR_HSPRG0 (0x130)
1594 #define SPR_BOOKE_DBSR (0x130)
1595 #define SPR_HSPRG1 (0x131)
1596 #define SPR_HDSISR (0x132)
1597 #define SPR_HDAR (0x133)
1598 #define SPR_BOOKE_EPCR (0x133)
1599 #define SPR_SPURR (0x134)
1600 #define SPR_BOOKE_DBCR0 (0x134)
1601 #define SPR_IBCR (0x135)
1602 #define SPR_PURR (0x135)
1603 #define SPR_BOOKE_DBCR1 (0x135)
1604 #define SPR_DBCR (0x136)
1605 #define SPR_HDEC (0x136)
1606 #define SPR_BOOKE_DBCR2 (0x136)
1607 #define SPR_HIOR (0x137)
1608 #define SPR_MBAR (0x137)
1609 #define SPR_RMOR (0x138)
1610 #define SPR_BOOKE_IAC1 (0x138)
1611 #define SPR_HRMOR (0x139)
1612 #define SPR_BOOKE_IAC2 (0x139)
1613 #define SPR_HSRR0 (0x13A)
1614 #define SPR_BOOKE_IAC3 (0x13A)
1615 #define SPR_HSRR1 (0x13B)
1616 #define SPR_BOOKE_IAC4 (0x13B)
1617 #define SPR_BOOKE_DAC1 (0x13C)
1618 #define SPR_MMCRH (0x13C)
1619 #define SPR_DABR2 (0x13D)
1620 #define SPR_BOOKE_DAC2 (0x13D)
1621 #define SPR_TFMR (0x13D)
1622 #define SPR_BOOKE_DVC1 (0x13E)
1623 #define SPR_LPCR (0x13E)
1624 #define SPR_BOOKE_DVC2 (0x13F)
1625 #define SPR_LPIDR (0x13F)
1626 #define SPR_BOOKE_TSR (0x150)
1627 #define SPR_HMER (0x150)
1628 #define SPR_HMEER (0x151)
1629 #define SPR_PCR (0x152)
1630 #define SPR_BOOKE_LPIDR (0x152)
1631 #define SPR_BOOKE_TCR (0x154)
1632 #define SPR_BOOKE_TLB0PS (0x158)
1633 #define SPR_BOOKE_TLB1PS (0x159)
1634 #define SPR_BOOKE_TLB2PS (0x15A)
1635 #define SPR_BOOKE_TLB3PS (0x15B)
1636 #define SPR_AMOR (0x15D)
1637 #define SPR_BOOKE_MAS7_MAS3 (0x174)
1638 #define SPR_BOOKE_IVOR0 (0x190)
1639 #define SPR_BOOKE_IVOR1 (0x191)
1640 #define SPR_BOOKE_IVOR2 (0x192)
1641 #define SPR_BOOKE_IVOR3 (0x193)
1642 #define SPR_BOOKE_IVOR4 (0x194)
1643 #define SPR_BOOKE_IVOR5 (0x195)
1644 #define SPR_BOOKE_IVOR6 (0x196)
1645 #define SPR_BOOKE_IVOR7 (0x197)
1646 #define SPR_BOOKE_IVOR8 (0x198)
1647 #define SPR_BOOKE_IVOR9 (0x199)
1648 #define SPR_BOOKE_IVOR10 (0x19A)
1649 #define SPR_BOOKE_IVOR11 (0x19B)
1650 #define SPR_BOOKE_IVOR12 (0x19C)
1651 #define SPR_BOOKE_IVOR13 (0x19D)
1652 #define SPR_BOOKE_IVOR14 (0x19E)
1653 #define SPR_BOOKE_IVOR15 (0x19F)
1654 #define SPR_BOOKE_IVOR38 (0x1B0)
1655 #define SPR_BOOKE_IVOR39 (0x1B1)
1656 #define SPR_BOOKE_IVOR40 (0x1B2)
1657 #define SPR_BOOKE_IVOR41 (0x1B3)
1658 #define SPR_BOOKE_IVOR42 (0x1B4)
1659 #define SPR_BOOKE_GIVOR2 (0x1B8)
1660 #define SPR_BOOKE_GIVOR3 (0x1B9)
1661 #define SPR_BOOKE_GIVOR4 (0x1BA)
1662 #define SPR_BOOKE_GIVOR8 (0x1BB)
1663 #define SPR_BOOKE_GIVOR13 (0x1BC)
1664 #define SPR_BOOKE_GIVOR14 (0x1BD)
1665 #define SPR_TIR (0x1BE)
1666 #define SPR_PTCR (0x1D0)
1667 #define SPR_BOOKE_SPEFSCR (0x200)
1668 #define SPR_Exxx_BBEAR (0x201)
1669 #define SPR_Exxx_BBTAR (0x202)
1670 #define SPR_Exxx_L1CFG0 (0x203)
1671 #define SPR_Exxx_L1CFG1 (0x204)
1672 #define SPR_Exxx_NPIDR (0x205)
1673 #define SPR_ATBL (0x20E)
1674 #define SPR_ATBU (0x20F)
1675 #define SPR_IBAT0U (0x210)
1676 #define SPR_BOOKE_IVOR32 (0x210)
1677 #define SPR_RCPU_MI_GRA (0x210)
1678 #define SPR_IBAT0L (0x211)
1679 #define SPR_BOOKE_IVOR33 (0x211)
1680 #define SPR_IBAT1U (0x212)
1681 #define SPR_BOOKE_IVOR34 (0x212)
1682 #define SPR_IBAT1L (0x213)
1683 #define SPR_BOOKE_IVOR35 (0x213)
1684 #define SPR_IBAT2U (0x214)
1685 #define SPR_BOOKE_IVOR36 (0x214)
1686 #define SPR_IBAT2L (0x215)
1687 #define SPR_BOOKE_IVOR37 (0x215)
1688 #define SPR_IBAT3U (0x216)
1689 #define SPR_IBAT3L (0x217)
1690 #define SPR_DBAT0U (0x218)
1691 #define SPR_RCPU_L2U_GRA (0x218)
1692 #define SPR_DBAT0L (0x219)
1693 #define SPR_DBAT1U (0x21A)
1694 #define SPR_DBAT1L (0x21B)
1695 #define SPR_DBAT2U (0x21C)
1696 #define SPR_DBAT2L (0x21D)
1697 #define SPR_DBAT3U (0x21E)
1698 #define SPR_DBAT3L (0x21F)
1699 #define SPR_IBAT4U (0x230)
1700 #define SPR_RPCU_BBCMCR (0x230)
1701 #define SPR_MPC_IC_CST (0x230)
1702 #define SPR_Exxx_CTXCR (0x230)
1703 #define SPR_IBAT4L (0x231)
1704 #define SPR_MPC_IC_ADR (0x231)
1705 #define SPR_Exxx_DBCR3 (0x231)
1706 #define SPR_IBAT5U (0x232)
1707 #define SPR_MPC_IC_DAT (0x232)
1708 #define SPR_Exxx_DBCNT (0x232)
1709 #define SPR_IBAT5L (0x233)
1710 #define SPR_IBAT6U (0x234)
1711 #define SPR_IBAT6L (0x235)
1712 #define SPR_IBAT7U (0x236)
1713 #define SPR_IBAT7L (0x237)
1714 #define SPR_DBAT4U (0x238)
1715 #define SPR_RCPU_L2U_MCR (0x238)
1716 #define SPR_MPC_DC_CST (0x238)
1717 #define SPR_Exxx_ALTCTXCR (0x238)
1718 #define SPR_DBAT4L (0x239)
1719 #define SPR_MPC_DC_ADR (0x239)
1720 #define SPR_DBAT5U (0x23A)
1721 #define SPR_BOOKE_MCSRR0 (0x23A)
1722 #define SPR_MPC_DC_DAT (0x23A)
1723 #define SPR_DBAT5L (0x23B)
1724 #define SPR_BOOKE_MCSRR1 (0x23B)
1725 #define SPR_DBAT6U (0x23C)
1726 #define SPR_BOOKE_MCSR (0x23C)
1727 #define SPR_DBAT6L (0x23D)
1728 #define SPR_Exxx_MCAR (0x23D)
1729 #define SPR_DBAT7U (0x23E)
1730 #define SPR_BOOKE_DSRR0 (0x23E)
1731 #define SPR_DBAT7L (0x23F)
1732 #define SPR_BOOKE_DSRR1 (0x23F)
1733 #define SPR_BOOKE_SPRG8 (0x25C)
1734 #define SPR_BOOKE_SPRG9 (0x25D)
1735 #define SPR_BOOKE_MAS0 (0x270)
1736 #define SPR_BOOKE_MAS1 (0x271)
1737 #define SPR_BOOKE_MAS2 (0x272)
1738 #define SPR_BOOKE_MAS3 (0x273)
1739 #define SPR_BOOKE_MAS4 (0x274)
1740 #define SPR_BOOKE_MAS5 (0x275)
1741 #define SPR_BOOKE_MAS6 (0x276)
1742 #define SPR_BOOKE_PID1 (0x279)
1743 #define SPR_BOOKE_PID2 (0x27A)
1744 #define SPR_MPC_DPDR (0x280)
1745 #define SPR_MPC_IMMR (0x288)
1746 #define SPR_BOOKE_TLB0CFG (0x2B0)
1747 #define SPR_BOOKE_TLB1CFG (0x2B1)
1748 #define SPR_BOOKE_TLB2CFG (0x2B2)
1749 #define SPR_BOOKE_TLB3CFG (0x2B3)
1750 #define SPR_BOOKE_EPR (0x2BE)
1751 #define SPR_PERF0 (0x300)
1752 #define SPR_RCPU_MI_RBA0 (0x300)
1753 #define SPR_MPC_MI_CTR (0x300)
1754 #define SPR_POWER_USIER (0x300)
1755 #define SPR_PERF1 (0x301)
1756 #define SPR_RCPU_MI_RBA1 (0x301)
1757 #define SPR_POWER_UMMCR2 (0x301)
1758 #define SPR_PERF2 (0x302)
1759 #define SPR_RCPU_MI_RBA2 (0x302)
1760 #define SPR_MPC_MI_AP (0x302)
1761 #define SPR_POWER_UMMCRA (0x302)
1762 #define SPR_PERF3 (0x303)
1763 #define SPR_RCPU_MI_RBA3 (0x303)
1764 #define SPR_MPC_MI_EPN (0x303)
1765 #define SPR_POWER_UPMC1 (0x303)
1766 #define SPR_PERF4 (0x304)
1767 #define SPR_POWER_UPMC2 (0x304)
1768 #define SPR_PERF5 (0x305)
1769 #define SPR_MPC_MI_TWC (0x305)
1770 #define SPR_POWER_UPMC3 (0x305)
1771 #define SPR_PERF6 (0x306)
1772 #define SPR_MPC_MI_RPN (0x306)
1773 #define SPR_POWER_UPMC4 (0x306)
1774 #define SPR_PERF7 (0x307)
1775 #define SPR_POWER_UPMC5 (0x307)
1776 #define SPR_PERF8 (0x308)
1777 #define SPR_RCPU_L2U_RBA0 (0x308)
1778 #define SPR_MPC_MD_CTR (0x308)
1779 #define SPR_POWER_UPMC6 (0x308)
1780 #define SPR_PERF9 (0x309)
1781 #define SPR_RCPU_L2U_RBA1 (0x309)
1782 #define SPR_MPC_MD_CASID (0x309)
1783 #define SPR_970_UPMC7 (0X309)
1784 #define SPR_PERFA (0x30A)
1785 #define SPR_RCPU_L2U_RBA2 (0x30A)
1786 #define SPR_MPC_MD_AP (0x30A)
1787 #define SPR_970_UPMC8 (0X30A)
1788 #define SPR_PERFB (0x30B)
1789 #define SPR_RCPU_L2U_RBA3 (0x30B)
1790 #define SPR_MPC_MD_EPN (0x30B)
1791 #define SPR_POWER_UMMCR0 (0X30B)
1792 #define SPR_PERFC (0x30C)
1793 #define SPR_MPC_MD_TWB (0x30C)
1794 #define SPR_POWER_USIAR (0X30C)
1795 #define SPR_PERFD (0x30D)
1796 #define SPR_MPC_MD_TWC (0x30D)
1797 #define SPR_POWER_USDAR (0X30D)
1798 #define SPR_PERFE (0x30E)
1799 #define SPR_MPC_MD_RPN (0x30E)
1800 #define SPR_POWER_UMMCR1 (0X30E)
1801 #define SPR_PERFF (0x30F)
1802 #define SPR_MPC_MD_TW (0x30F)
1803 #define SPR_UPERF0 (0x310)
1804 #define SPR_POWER_SIER (0x310)
1805 #define SPR_UPERF1 (0x311)
1806 #define SPR_POWER_MMCR2 (0x311)
1807 #define SPR_UPERF2 (0x312)
1808 #define SPR_POWER_MMCRA (0X312)
1809 #define SPR_UPERF3 (0x313)
1810 #define SPR_POWER_PMC1 (0X313)
1811 #define SPR_UPERF4 (0x314)
1812 #define SPR_POWER_PMC2 (0X314)
1813 #define SPR_UPERF5 (0x315)
1814 #define SPR_POWER_PMC3 (0X315)
1815 #define SPR_UPERF6 (0x316)
1816 #define SPR_POWER_PMC4 (0X316)
1817 #define SPR_UPERF7 (0x317)
1818 #define SPR_POWER_PMC5 (0X317)
1819 #define SPR_UPERF8 (0x318)
1820 #define SPR_POWER_PMC6 (0X318)
1821 #define SPR_UPERF9 (0x319)
1822 #define SPR_970_PMC7 (0X319)
1823 #define SPR_UPERFA (0x31A)
1824 #define SPR_970_PMC8 (0X31A)
1825 #define SPR_UPERFB (0x31B)
1826 #define SPR_POWER_MMCR0 (0X31B)
1827 #define SPR_UPERFC (0x31C)
1828 #define SPR_POWER_SIAR (0X31C)
1829 #define SPR_UPERFD (0x31D)
1830 #define SPR_POWER_SDAR (0X31D)
1831 #define SPR_UPERFE (0x31E)
1832 #define SPR_POWER_MMCR1 (0X31E)
1833 #define SPR_UPERFF (0x31F)
1834 #define SPR_RCPU_MI_RA0 (0x320)
1835 #define SPR_MPC_MI_DBCAM (0x320)
1836 #define SPR_BESCRS (0x320)
1837 #define SPR_RCPU_MI_RA1 (0x321)
1838 #define SPR_MPC_MI_DBRAM0 (0x321)
1839 #define SPR_BESCRSU (0x321)
1840 #define SPR_RCPU_MI_RA2 (0x322)
1841 #define SPR_MPC_MI_DBRAM1 (0x322)
1842 #define SPR_BESCRR (0x322)
1843 #define SPR_RCPU_MI_RA3 (0x323)
1844 #define SPR_BESCRRU (0x323)
1845 #define SPR_EBBHR (0x324)
1846 #define SPR_EBBRR (0x325)
1847 #define SPR_BESCR (0x326)
1848 #define SPR_RCPU_L2U_RA0 (0x328)
1849 #define SPR_MPC_MD_DBCAM (0x328)
1850 #define SPR_RCPU_L2U_RA1 (0x329)
1851 #define SPR_MPC_MD_DBRAM0 (0x329)
1852 #define SPR_RCPU_L2U_RA2 (0x32A)
1853 #define SPR_MPC_MD_DBRAM1 (0x32A)
1854 #define SPR_RCPU_L2U_RA3 (0x32B)
1855 #define SPR_TAR (0x32F)
1856 #define SPR_ASDR (0x330)
1857 #define SPR_IC (0x350)
1858 #define SPR_VTB (0x351)
1859 #define SPR_MMCRC (0x353)
1860 #define SPR_PSSCR (0x357)
1861 #define SPR_440_INV0 (0x370)
1862 #define SPR_440_INV1 (0x371)
1863 #define SPR_440_INV2 (0x372)
1864 #define SPR_440_INV3 (0x373)
1865 #define SPR_440_ITV0 (0x374)
1866 #define SPR_440_ITV1 (0x375)
1867 #define SPR_440_ITV2 (0x376)
1868 #define SPR_440_ITV3 (0x377)
1869 #define SPR_440_CCR1 (0x378)
1870 #define SPR_TACR (0x378)
1871 #define SPR_TCSCR (0x379)
1872 #define SPR_CSIGR (0x37a)
1873 #define SPR_DCRIPR (0x37B)
1874 #define SPR_POWER_SPMC1 (0x37C)
1875 #define SPR_POWER_SPMC2 (0x37D)
1876 #define SPR_POWER_MMCRS (0x37E)
1877 #define SPR_WORT (0x37F)
1878 #define SPR_PPR (0x380)
1879 #define SPR_750_GQR0 (0x390)
1880 #define SPR_440_DNV0 (0x390)
1881 #define SPR_750_GQR1 (0x391)
1882 #define SPR_440_DNV1 (0x391)
1883 #define SPR_750_GQR2 (0x392)
1884 #define SPR_440_DNV2 (0x392)
1885 #define SPR_750_GQR3 (0x393)
1886 #define SPR_440_DNV3 (0x393)
1887 #define SPR_750_GQR4 (0x394)
1888 #define SPR_440_DTV0 (0x394)
1889 #define SPR_750_GQR5 (0x395)
1890 #define SPR_440_DTV1 (0x395)
1891 #define SPR_750_GQR6 (0x396)
1892 #define SPR_440_DTV2 (0x396)
1893 #define SPR_750_GQR7 (0x397)
1894 #define SPR_440_DTV3 (0x397)
1895 #define SPR_750_THRM4 (0x398)
1896 #define SPR_750CL_HID2 (0x398)
1897 #define SPR_440_DVLIM (0x398)
1898 #define SPR_750_WPAR (0x399)
1899 #define SPR_440_IVLIM (0x399)
1900 #define SPR_TSCR (0x399)
1901 #define SPR_750_DMAU (0x39A)
1902 #define SPR_750_DMAL (0x39B)
1903 #define SPR_440_RSTCFG (0x39B)
1904 #define SPR_BOOKE_DCDBTRL (0x39C)
1905 #define SPR_BOOKE_DCDBTRH (0x39D)
1906 #define SPR_BOOKE_ICDBTRL (0x39E)
1907 #define SPR_BOOKE_ICDBTRH (0x39F)
1908 #define SPR_74XX_UMMCR2 (0x3A0)
1909 #define SPR_7XX_UPMC5 (0x3A1)
1910 #define SPR_7XX_UPMC6 (0x3A2)
1911 #define SPR_UBAMR (0x3A7)
1912 #define SPR_7XX_UMMCR0 (0x3A8)
1913 #define SPR_7XX_UPMC1 (0x3A9)
1914 #define SPR_7XX_UPMC2 (0x3AA)
1915 #define SPR_7XX_USIAR (0x3AB)
1916 #define SPR_7XX_UMMCR1 (0x3AC)
1917 #define SPR_7XX_UPMC3 (0x3AD)
1918 #define SPR_7XX_UPMC4 (0x3AE)
1919 #define SPR_USDA (0x3AF)
1920 #define SPR_40x_ZPR (0x3B0)
1921 #define SPR_BOOKE_MAS7 (0x3B0)
1922 #define SPR_74XX_MMCR2 (0x3B0)
1923 #define SPR_7XX_PMC5 (0x3B1)
1924 #define SPR_40x_PID (0x3B1)
1925 #define SPR_7XX_PMC6 (0x3B2)
1926 #define SPR_440_MMUCR (0x3B2)
1927 #define SPR_4xx_CCR0 (0x3B3)
1928 #define SPR_BOOKE_EPLC (0x3B3)
1929 #define SPR_405_IAC3 (0x3B4)
1930 #define SPR_BOOKE_EPSC (0x3B4)
1931 #define SPR_405_IAC4 (0x3B5)
1932 #define SPR_405_DVC1 (0x3B6)
1933 #define SPR_405_DVC2 (0x3B7)
1934 #define SPR_BAMR (0x3B7)
1935 #define SPR_7XX_MMCR0 (0x3B8)
1936 #define SPR_7XX_PMC1 (0x3B9)
1937 #define SPR_40x_SGR (0x3B9)
1938 #define SPR_7XX_PMC2 (0x3BA)
1939 #define SPR_40x_DCWR (0x3BA)
1940 #define SPR_7XX_SIAR (0x3BB)
1941 #define SPR_405_SLER (0x3BB)
1942 #define SPR_7XX_MMCR1 (0x3BC)
1943 #define SPR_405_SU0R (0x3BC)
1944 #define SPR_401_SKR (0x3BC)
1945 #define SPR_7XX_PMC3 (0x3BD)
1946 #define SPR_405_DBCR1 (0x3BD)
1947 #define SPR_7XX_PMC4 (0x3BE)
1948 #define SPR_SDA (0x3BF)
1949 #define SPR_403_VTBL (0x3CC)
1950 #define SPR_403_VTBU (0x3CD)
1951 #define SPR_DMISS (0x3D0)
1952 #define SPR_DCMP (0x3D1)
1953 #define SPR_HASH1 (0x3D2)
1954 #define SPR_HASH2 (0x3D3)
1955 #define SPR_BOOKE_ICDBDR (0x3D3)
1956 #define SPR_TLBMISS (0x3D4)
1957 #define SPR_IMISS (0x3D4)
1958 #define SPR_40x_ESR (0x3D4)
1959 #define SPR_PTEHI (0x3D5)
1960 #define SPR_ICMP (0x3D5)
1961 #define SPR_40x_DEAR (0x3D5)
1962 #define SPR_PTELO (0x3D6)
1963 #define SPR_RPA (0x3D6)
1964 #define SPR_40x_EVPR (0x3D6)
1965 #define SPR_L3PM (0x3D7)
1966 #define SPR_403_CDBCR (0x3D7)
1967 #define SPR_L3ITCR0 (0x3D8)
1968 #define SPR_TCR (0x3D8)
1969 #define SPR_40x_TSR (0x3D8)
1970 #define SPR_IBR (0x3DA)
1971 #define SPR_40x_TCR (0x3DA)
1972 #define SPR_ESASRR (0x3DB)
1973 #define SPR_40x_PIT (0x3DB)
1974 #define SPR_403_TBL (0x3DC)
1975 #define SPR_403_TBU (0x3DD)
1976 #define SPR_SEBR (0x3DE)
1977 #define SPR_40x_SRR2 (0x3DE)
1978 #define SPR_SER (0x3DF)
1979 #define SPR_40x_SRR3 (0x3DF)
1980 #define SPR_L3OHCR (0x3E8)
1981 #define SPR_L3ITCR1 (0x3E9)
1982 #define SPR_L3ITCR2 (0x3EA)
1983 #define SPR_L3ITCR3 (0x3EB)
1984 #define SPR_HID0 (0x3F0)
1985 #define SPR_40x_DBSR (0x3F0)
1986 #define SPR_HID1 (0x3F1)
1987 #define SPR_IABR (0x3F2)
1988 #define SPR_40x_DBCR0 (0x3F2)
1989 #define SPR_Exxx_L1CSR0 (0x3F2)
1990 #define SPR_ICTRL (0x3F3)
1991 #define SPR_HID2 (0x3F3)
1992 #define SPR_750CL_HID4 (0x3F3)
1993 #define SPR_Exxx_L1CSR1 (0x3F3)
1994 #define SPR_440_DBDR (0x3F3)
1995 #define SPR_LDSTDB (0x3F4)
1996 #define SPR_750_TDCL (0x3F4)
1997 #define SPR_40x_IAC1 (0x3F4)
1998 #define SPR_MMUCSR0 (0x3F4)
1999 #define SPR_970_HID4 (0x3F4)
2000 #define SPR_DABR (0x3F5)
2001 #define DABR_MASK (~(target_ulong)0x7)
2002 #define SPR_Exxx_BUCSR (0x3F5)
2003 #define SPR_40x_IAC2 (0x3F5)
2004 #define SPR_40x_DAC1 (0x3F6)
2005 #define SPR_MSSCR0 (0x3F6)
2006 #define SPR_970_HID5 (0x3F6)
2007 #define SPR_MSSSR0 (0x3F7)
2008 #define SPR_MSSCR1 (0x3F7)
2009 #define SPR_DABRX (0x3F7)
2010 #define SPR_40x_DAC2 (0x3F7)
2011 #define SPR_MMUCFG (0x3F7)
2012 #define SPR_LDSTCR (0x3F8)
2013 #define SPR_L2PMCR (0x3F8)
2014 #define SPR_750FX_HID2 (0x3F8)
2015 #define SPR_Exxx_L1FINV0 (0x3F8)
2016 #define SPR_L2CR (0x3F9)
2017 #define SPR_Exxx_L2CSR0 (0x3F9)
2018 #define SPR_L3CR (0x3FA)
2019 #define SPR_750_TDCH (0x3FA)
2020 #define SPR_IABR2 (0x3FA)
2021 #define SPR_40x_DCCR (0x3FA)
2022 #define SPR_ICTC (0x3FB)
2023 #define SPR_40x_ICCR (0x3FB)
2024 #define SPR_THRM1 (0x3FC)
2025 #define SPR_403_PBL1 (0x3FC)
2026 #define SPR_SP (0x3FD)
2027 #define SPR_THRM2 (0x3FD)
2028 #define SPR_403_PBU1 (0x3FD)
2029 #define SPR_604_HID13 (0x3FD)
2030 #define SPR_LT (0x3FE)
2031 #define SPR_THRM3 (0x3FE)
2032 #define SPR_RCPU_FPECR (0x3FE)
2033 #define SPR_403_PBL2 (0x3FE)
2034 #define SPR_PIR (0x3FF)
2035 #define SPR_403_PBU2 (0x3FF)
2036 #define SPR_604_HID15 (0x3FF)
2037 #define SPR_E500_SVR (0x3FF)
2038
2039 /* Disable MAS Interrupt Updates for Hypervisor */
2040 #define EPCR_DMIUH (1 << 22)
2041 /* Disable Guest TLB Management Instructions */
2042 #define EPCR_DGTMI (1 << 23)
2043 /* Guest Interrupt Computation Mode */
2044 #define EPCR_GICM (1 << 24)
2045 /* Interrupt Computation Mode */
2046 #define EPCR_ICM (1 << 25)
2047 /* Disable Embedded Hypervisor Debug */
2048 #define EPCR_DUVD (1 << 26)
2049 /* Instruction Storage Interrupt Directed to Guest State */
2050 #define EPCR_ISIGS (1 << 27)
2051 /* Data Storage Interrupt Directed to Guest State */
2052 #define EPCR_DSIGS (1 << 28)
2053 /* Instruction TLB Error Interrupt Directed to Guest State */
2054 #define EPCR_ITLBGS (1 << 29)
2055 /* Data TLB Error Interrupt Directed to Guest State */
2056 #define EPCR_DTLBGS (1 << 30)
2057 /* External Input Interrupt Directed to Guest State */
2058 #define EPCR_EXTGS (1 << 31)
2059
2060 #define L1CSR0_CPE 0x00010000 /* Data Cache Parity Enable */
2061 #define L1CSR0_CUL 0x00000400 /* (D-)Cache Unable to Lock */
2062 #define L1CSR0_DCLFR 0x00000100 /* D-Cache Lock Flash Reset */
2063 #define L1CSR0_DCFI 0x00000002 /* Data Cache Flash Invalidate */
2064 #define L1CSR0_DCE 0x00000001 /* Data Cache Enable */
2065
2066 #define L1CSR1_CPE 0x00010000 /* Instruction Cache Parity Enable */
2067 #define L1CSR1_ICUL 0x00000400 /* I-Cache Unable to Lock */
2068 #define L1CSR1_ICLFR 0x00000100 /* I-Cache Lock Flash Reset */
2069 #define L1CSR1_ICFI 0x00000002 /* Instruction Cache Flash Invalidate */
2070 #define L1CSR1_ICE 0x00000001 /* Instruction Cache Enable */
2071
2072 /* E500 L2CSR0 */
2073 #define E500_L2CSR0_L2FI (1 << 21) /* L2 cache flash invalidate */
2074 #define E500_L2CSR0_L2FL (1 << 11) /* L2 cache flush */
2075 #define E500_L2CSR0_L2LFC (1 << 10) /* L2 cache lock flash clear */
2076
2077 /* HID0 bits */
2078 #define HID0_DEEPNAP (1 << 24) /* pre-2.06 */
2079 #define HID0_DOZE (1 << 23) /* pre-2.06 */
2080 #define HID0_NAP (1 << 22) /* pre-2.06 */
2081 #define HID0_HILE PPC_BIT(19) /* POWER8 */
2082 #define HID0_POWER9_HILE PPC_BIT(4)
2083
2084 /*****************************************************************************/
2085 /* PowerPC Instructions types definitions */
2086 enum {
2087 PPC_NONE = 0x0000000000000000ULL,
2088 /* PowerPC base instructions set */
2089 PPC_INSNS_BASE = 0x0000000000000001ULL,
2090 /* integer operations instructions */
2091 #define PPC_INTEGER PPC_INSNS_BASE
2092 /* flow control instructions */
2093 #define PPC_FLOW PPC_INSNS_BASE
2094 /* virtual memory instructions */
2095 #define PPC_MEM PPC_INSNS_BASE
2096 /* ld/st with reservation instructions */
2097 #define PPC_RES PPC_INSNS_BASE
2098 /* spr/msr access instructions */
2099 #define PPC_MISC PPC_INSNS_BASE
2100 /* 64 bits PowerPC instruction set */
2101 PPC_64B = 0x0000000000000020ULL,
2102 /* New 64 bits extensions (PowerPC 2.0x) */
2103 PPC_64BX = 0x0000000000000040ULL,
2104 /* 64 bits hypervisor extensions */
2105 PPC_64H = 0x0000000000000080ULL,
2106 /* New wait instruction (PowerPC 2.0x) */
2107 PPC_WAIT = 0x0000000000000100ULL,
2108 /* Time base mftb instruction */
2109 PPC_MFTB = 0x0000000000000200ULL,
2110
2111 /* Fixed-point unit extensions */
2112 /* isel instruction */
2113 PPC_ISEL = 0x0000000000000800ULL,
2114 /* popcntb instruction */
2115 PPC_POPCNTB = 0x0000000000001000ULL,
2116 /* string load / store */
2117 PPC_STRING = 0x0000000000002000ULL,
2118 /* real mode cache inhibited load / store */
2119 PPC_CILDST = 0x0000000000004000ULL,
2120
2121 /* Floating-point unit extensions */
2122 /* Optional floating point instructions */
2123 PPC_FLOAT = 0x0000000000010000ULL,
2124 /* New floating-point extensions (PowerPC 2.0x) */
2125 PPC_FLOAT_EXT = 0x0000000000020000ULL,
2126 PPC_FLOAT_FSQRT = 0x0000000000040000ULL,
2127 PPC_FLOAT_FRES = 0x0000000000080000ULL,
2128 PPC_FLOAT_FRSQRTE = 0x0000000000100000ULL,
2129 PPC_FLOAT_FRSQRTES = 0x0000000000200000ULL,
2130 PPC_FLOAT_FSEL = 0x0000000000400000ULL,
2131 PPC_FLOAT_STFIWX = 0x0000000000800000ULL,
2132
2133 /* Vector/SIMD extensions */
2134 /* Altivec support */
2135 PPC_ALTIVEC = 0x0000000001000000ULL,
2136 /* PowerPC 2.03 SPE extension */
2137 PPC_SPE = 0x0000000002000000ULL,
2138 /* PowerPC 2.03 SPE single-precision floating-point extension */
2139 PPC_SPE_SINGLE = 0x0000000004000000ULL,
2140 /* PowerPC 2.03 SPE double-precision floating-point extension */
2141 PPC_SPE_DOUBLE = 0x0000000008000000ULL,
2142
2143 /* Optional memory control instructions */
2144 PPC_MEM_TLBIA = 0x0000000010000000ULL,
2145 PPC_MEM_TLBIE = 0x0000000020000000ULL,
2146 PPC_MEM_TLBSYNC = 0x0000000040000000ULL,
2147 /* sync instruction */
2148 PPC_MEM_SYNC = 0x0000000080000000ULL,
2149 /* eieio instruction */
2150 PPC_MEM_EIEIO = 0x0000000100000000ULL,
2151
2152 /* Cache control instructions */
2153 PPC_CACHE = 0x0000000200000000ULL,
2154 /* icbi instruction */
2155 PPC_CACHE_ICBI = 0x0000000400000000ULL,
2156 /* dcbz instruction */
2157 PPC_CACHE_DCBZ = 0x0000000800000000ULL,
2158 /* dcba instruction */
2159 PPC_CACHE_DCBA = 0x0000002000000000ULL,
2160 /* Freescale cache locking instructions */
2161 PPC_CACHE_LOCK = 0x0000004000000000ULL,
2162
2163 /* MMU related extensions */
2164 /* external control instructions */
2165 PPC_EXTERN = 0x0000010000000000ULL,
2166 /* segment register access instructions */
2167 PPC_SEGMENT = 0x0000020000000000ULL,
2168 /* PowerPC 6xx TLB management instructions */
2169 PPC_6xx_TLB = 0x0000040000000000ULL,
2170 /* PowerPC 40x TLB management instructions */
2171 PPC_40x_TLB = 0x0000100000000000ULL,
2172 /* segment register access instructions for PowerPC 64 "bridge" */
2173 PPC_SEGMENT_64B = 0x0000200000000000ULL,
2174 /* SLB management */
2175 PPC_SLBI = 0x0000400000000000ULL,
2176
2177 /* Embedded PowerPC dedicated instructions */
2178 PPC_WRTEE = 0x0001000000000000ULL,
2179 /* PowerPC 40x exception model */
2180 PPC_40x_EXCP = 0x0002000000000000ULL,
2181 /* PowerPC 405 Mac instructions */
2182 PPC_405_MAC = 0x0004000000000000ULL,
2183 /* PowerPC 440 specific instructions */
2184 PPC_440_SPEC = 0x0008000000000000ULL,
2185 /* BookE (embedded) PowerPC specification */
2186 PPC_BOOKE = 0x0010000000000000ULL,
2187 /* mfapidi instruction */
2188 PPC_MFAPIDI = 0x0020000000000000ULL,
2189 /* tlbiva instruction */
2190 PPC_TLBIVA = 0x0040000000000000ULL,
2191 /* tlbivax instruction */
2192 PPC_TLBIVAX = 0x0080000000000000ULL,
2193 /* PowerPC 4xx dedicated instructions */
2194 PPC_4xx_COMMON = 0x0100000000000000ULL,
2195 /* PowerPC 40x ibct instructions */
2196 PPC_40x_ICBT = 0x0200000000000000ULL,
2197 /* rfmci is not implemented in all BookE PowerPC */
2198 PPC_RFMCI = 0x0400000000000000ULL,
2199 /* rfdi instruction */
2200 PPC_RFDI = 0x0800000000000000ULL,
2201 /* DCR accesses */
2202 PPC_DCR = 0x1000000000000000ULL,
2203 /* DCR extended accesse */
2204 PPC_DCRX = 0x2000000000000000ULL,
2205 /* user-mode DCR access, implemented in PowerPC 460 */
2206 PPC_DCRUX = 0x4000000000000000ULL,
2207 /* popcntw and popcntd instructions */
2208 PPC_POPCNTWD = 0x8000000000000000ULL,
2209
2210 #define PPC_TCG_INSNS (PPC_INSNS_BASE | PPC_64B \
2211 | PPC_64BX | PPC_64H | PPC_WAIT | PPC_MFTB \
2212 | PPC_ISEL | PPC_POPCNTB \
2213 | PPC_STRING | PPC_FLOAT | PPC_FLOAT_EXT \
2214 | PPC_FLOAT_FSQRT | PPC_FLOAT_FRES \
2215 | PPC_FLOAT_FRSQRTE | PPC_FLOAT_FRSQRTES \
2216 | PPC_FLOAT_FSEL | PPC_FLOAT_STFIWX \
2217 | PPC_ALTIVEC | PPC_SPE | PPC_SPE_SINGLE \
2218 | PPC_SPE_DOUBLE | PPC_MEM_TLBIA \
2219 | PPC_MEM_TLBIE | PPC_MEM_TLBSYNC \
2220 | PPC_MEM_SYNC | PPC_MEM_EIEIO \
2221 | PPC_CACHE | PPC_CACHE_ICBI \
2222 | PPC_CACHE_DCBZ \
2223 | PPC_CACHE_DCBA | PPC_CACHE_LOCK \
2224 | PPC_EXTERN | PPC_SEGMENT | PPC_6xx_TLB \
2225 | PPC_40x_TLB | PPC_SEGMENT_64B \
2226 | PPC_SLBI | PPC_WRTEE | PPC_40x_EXCP \
2227 | PPC_405_MAC | PPC_440_SPEC | PPC_BOOKE \
2228 | PPC_MFAPIDI | PPC_TLBIVA | PPC_TLBIVAX \
2229 | PPC_4xx_COMMON | PPC_40x_ICBT | PPC_RFMCI \
2230 | PPC_RFDI | PPC_DCR | PPC_DCRX | PPC_DCRUX \
2231 | PPC_POPCNTWD | PPC_CILDST)
2232
2233 /* extended type values */
2234
2235 /* BookE 2.06 PowerPC specification */
2236 PPC2_BOOKE206 = 0x0000000000000001ULL,
2237 /* VSX (extensions to Altivec / VMX) */
2238 PPC2_VSX = 0x0000000000000002ULL,
2239 /* Decimal Floating Point (DFP) */
2240 PPC2_DFP = 0x0000000000000004ULL,
2241 /* Embedded.Processor Control */
2242 PPC2_PRCNTL = 0x0000000000000008ULL,
2243 /* Byte-reversed, indexed, double-word load and store */
2244 PPC2_DBRX = 0x0000000000000010ULL,
2245 /* Book I 2.05 PowerPC specification */
2246 PPC2_ISA205 = 0x0000000000000020ULL,
2247 /* VSX additions in ISA 2.07 */
2248 PPC2_VSX207 = 0x0000000000000040ULL,
2249 /* ISA 2.06B bpermd */
2250 PPC2_PERM_ISA206 = 0x0000000000000080ULL,
2251 /* ISA 2.06B divide extended variants */
2252 PPC2_DIVE_ISA206 = 0x0000000000000100ULL,
2253 /* ISA 2.06B larx/stcx. instructions */
2254 PPC2_ATOMIC_ISA206 = 0x0000000000000200ULL,
2255 /* ISA 2.06B floating point integer conversion */
2256 PPC2_FP_CVT_ISA206 = 0x0000000000000400ULL,
2257 /* ISA 2.06B floating point test instructions */
2258 PPC2_FP_TST_ISA206 = 0x0000000000000800ULL,
2259 /* ISA 2.07 bctar instruction */
2260 PPC2_BCTAR_ISA207 = 0x0000000000001000ULL,
2261 /* ISA 2.07 load/store quadword */
2262 PPC2_LSQ_ISA207 = 0x0000000000002000ULL,
2263 /* ISA 2.07 Altivec */
2264 PPC2_ALTIVEC_207 = 0x0000000000004000ULL,
2265 /* PowerISA 2.07 Book3s specification */
2266 PPC2_ISA207S = 0x0000000000008000ULL,
2267 /* Double precision floating point conversion for signed integer 64 */
2268 PPC2_FP_CVT_S64 = 0x0000000000010000ULL,
2269 /* Transactional Memory (ISA 2.07, Book II) */
2270 PPC2_TM = 0x0000000000020000ULL,
2271 /* Server PM instructgions (ISA 2.06, Book III) */
2272 PPC2_PM_ISA206 = 0x0000000000040000ULL,
2273 /* POWER ISA 3.0 */
2274 PPC2_ISA300 = 0x0000000000080000ULL,
2275 /* POWER ISA 3.1 */
2276 PPC2_ISA310 = 0x0000000000100000ULL,
2277 /* lwsync instruction */
2278 PPC2_MEM_LWSYNC = 0x0000000000200000ULL,
2279
2280 #define PPC_TCG_INSNS2 (PPC2_BOOKE206 | PPC2_VSX | PPC2_PRCNTL | PPC2_DBRX | \
2281 PPC2_ISA205 | PPC2_VSX207 | PPC2_PERM_ISA206 | \
2282 PPC2_DIVE_ISA206 | PPC2_ATOMIC_ISA206 | \
2283 PPC2_FP_CVT_ISA206 | PPC2_FP_TST_ISA206 | \
2284 PPC2_BCTAR_ISA207 | PPC2_LSQ_ISA207 | \
2285 PPC2_ALTIVEC_207 | PPC2_ISA207S | PPC2_DFP | \
2286 PPC2_FP_CVT_S64 | PPC2_TM | PPC2_PM_ISA206 | \
2287 PPC2_ISA300 | PPC2_ISA310 | PPC2_MEM_LWSYNC)
2288 };
2289
2290 /*****************************************************************************/
2291 /*
2292 * Memory access type :
2293 * may be needed for precise access rights control and precise exceptions.
2294 */
2295 enum {
2296 /* Type of instruction that generated the access */
2297 ACCESS_CODE = 0x10, /* Code fetch access */
2298 ACCESS_INT = 0x20, /* Integer load/store access */
2299 ACCESS_FLOAT = 0x30, /* floating point load/store access */
2300 ACCESS_RES = 0x40, /* load/store with reservation */
2301 ACCESS_EXT = 0x50, /* external access */
2302 ACCESS_CACHE = 0x60, /* Cache manipulation */
2303 };
2304
2305 /*
2306 * Hardware interrupt sources:
2307 * all those exception can be raised simulteaneously
2308 */
2309 /* Input pins definitions */
2310 enum {
2311 /* 6xx bus input pins */
2312 PPC6xx_INPUT_HRESET = 0,
2313 PPC6xx_INPUT_SRESET = 1,
2314 PPC6xx_INPUT_CKSTP_IN = 2,
2315 PPC6xx_INPUT_MCP = 3,
2316 PPC6xx_INPUT_SMI = 4,
2317 PPC6xx_INPUT_INT = 5,
2318 PPC6xx_INPUT_TBEN = 6,
2319 PPC6xx_INPUT_WAKEUP = 7,
2320 PPC6xx_INPUT_NB,
2321 };
2322
2323 enum {
2324 /* Embedded PowerPC input pins */
2325 PPCBookE_INPUT_HRESET = 0,
2326 PPCBookE_INPUT_SRESET = 1,
2327 PPCBookE_INPUT_CKSTP_IN = 2,
2328 PPCBookE_INPUT_MCP = 3,
2329 PPCBookE_INPUT_SMI = 4,
2330 PPCBookE_INPUT_INT = 5,
2331 PPCBookE_INPUT_CINT = 6,
2332 PPCBookE_INPUT_NB,
2333 };
2334
2335 enum {
2336 /* PowerPC E500 input pins */
2337 PPCE500_INPUT_RESET_CORE = 0,
2338 PPCE500_INPUT_MCK = 1,
2339 PPCE500_INPUT_CINT = 3,
2340 PPCE500_INPUT_INT = 4,
2341 PPCE500_INPUT_DEBUG = 6,
2342 PPCE500_INPUT_NB,
2343 };
2344
2345 enum {
2346 /* PowerPC 40x input pins */
2347 PPC40x_INPUT_RESET_CORE = 0,
2348 PPC40x_INPUT_RESET_CHIP = 1,
2349 PPC40x_INPUT_RESET_SYS = 2,
2350 PPC40x_INPUT_CINT = 3,
2351 PPC40x_INPUT_INT = 4,
2352 PPC40x_INPUT_HALT = 5,
2353 PPC40x_INPUT_DEBUG = 6,
2354 PPC40x_INPUT_NB,
2355 };
2356
2357 enum {
2358 /* RCPU input pins */
2359 PPCRCPU_INPUT_PORESET = 0,
2360 PPCRCPU_INPUT_HRESET = 1,
2361 PPCRCPU_INPUT_SRESET = 2,
2362 PPCRCPU_INPUT_IRQ0 = 3,
2363 PPCRCPU_INPUT_IRQ1 = 4,
2364 PPCRCPU_INPUT_IRQ2 = 5,
2365 PPCRCPU_INPUT_IRQ3 = 6,
2366 PPCRCPU_INPUT_IRQ4 = 7,
2367 PPCRCPU_INPUT_IRQ5 = 8,
2368 PPCRCPU_INPUT_IRQ6 = 9,
2369 PPCRCPU_INPUT_IRQ7 = 10,
2370 PPCRCPU_INPUT_NB,
2371 };
2372
2373 #if defined(TARGET_PPC64)
2374 enum {
2375 /* PowerPC 970 input pins */
2376 PPC970_INPUT_HRESET = 0,
2377 PPC970_INPUT_SRESET = 1,
2378 PPC970_INPUT_CKSTP = 2,
2379 PPC970_INPUT_TBEN = 3,
2380 PPC970_INPUT_MCP = 4,
2381 PPC970_INPUT_INT = 5,
2382 PPC970_INPUT_THINT = 6,
2383 PPC970_INPUT_NB,
2384 };
2385
2386 enum {
2387 /* POWER7 input pins */
2388 POWER7_INPUT_INT = 0,
2389 /*
2390 * POWER7 probably has other inputs, but we don't care about them
2391 * for any existing machine. We can wire these up when we need
2392 * them
2393 */
2394 POWER7_INPUT_NB,
2395 };
2396
2397 enum {
2398 /* POWER9 input pins */
2399 POWER9_INPUT_INT = 0,
2400 POWER9_INPUT_HINT = 1,
2401 POWER9_INPUT_NB,
2402 };
2403 #endif
2404
2405 /* Hardware exceptions definitions */
2406 enum {
2407 /* External hardware exception sources */
2408 PPC_INTERRUPT_RESET = 0, /* Reset exception */
2409 PPC_INTERRUPT_WAKEUP, /* Wakeup exception */
2410 PPC_INTERRUPT_MCK, /* Machine check exception */
2411 PPC_INTERRUPT_EXT, /* External interrupt */
2412 PPC_INTERRUPT_SMI, /* System management interrupt */
2413 PPC_INTERRUPT_CEXT, /* Critical external interrupt */
2414 PPC_INTERRUPT_DEBUG, /* External debug exception */
2415 PPC_INTERRUPT_THERM, /* Thermal exception */
2416 /* Internal hardware exception sources */
2417 PPC_INTERRUPT_DECR, /* Decrementer exception */
2418 PPC_INTERRUPT_HDECR, /* Hypervisor decrementer exception */
2419 PPC_INTERRUPT_PIT, /* Programmable interval timer interrupt */
2420 PPC_INTERRUPT_FIT, /* Fixed interval timer interrupt */
2421 PPC_INTERRUPT_WDT, /* Watchdog timer interrupt */
2422 PPC_INTERRUPT_CDOORBELL, /* Critical doorbell interrupt */
2423 PPC_INTERRUPT_DOORBELL, /* Doorbell interrupt */
2424 PPC_INTERRUPT_PERFM, /* Performance monitor interrupt */
2425 PPC_INTERRUPT_HMI, /* Hypervisor Maintenance interrupt */
2426 PPC_INTERRUPT_HDOORBELL, /* Hypervisor Doorbell interrupt */
2427 PPC_INTERRUPT_HVIRT, /* Hypervisor virtualization interrupt */
2428 PPC_INTERRUPT_EBB, /* Event-based Branch exception */
2429 };
2430
2431 /* Processor Compatibility mask (PCR) */
2432 enum {
2433 PCR_COMPAT_2_05 = PPC_BIT(62),
2434 PCR_COMPAT_2_06 = PPC_BIT(61),
2435 PCR_COMPAT_2_07 = PPC_BIT(60),
2436 PCR_COMPAT_3_00 = PPC_BIT(59),
2437 PCR_COMPAT_3_10 = PPC_BIT(58),
2438 PCR_VEC_DIS = PPC_BIT(0), /* Vec. disable (bit NA since POWER8) */
2439 PCR_VSX_DIS = PPC_BIT(1), /* VSX disable (bit NA since POWER8) */
2440 PCR_TM_DIS = PPC_BIT(2), /* Trans. memory disable (POWER8) */
2441 };
2442
2443 /* HMER/HMEER */
2444 enum {
2445 HMER_MALFUNCTION_ALERT = PPC_BIT(0),
2446 HMER_PROC_RECV_DONE = PPC_BIT(2),
2447 HMER_PROC_RECV_ERROR_MASKED = PPC_BIT(3),
2448 HMER_TFAC_ERROR = PPC_BIT(4),
2449 HMER_TFMR_PARITY_ERROR = PPC_BIT(5),
2450 HMER_XSCOM_FAIL = PPC_BIT(8),
2451 HMER_XSCOM_DONE = PPC_BIT(9),
2452 HMER_PROC_RECV_AGAIN = PPC_BIT(11),
2453 HMER_WARN_RISE = PPC_BIT(14),
2454 HMER_WARN_FALL = PPC_BIT(15),
2455 HMER_SCOM_FIR_HMI = PPC_BIT(16),
2456 HMER_TRIG_FIR_HMI = PPC_BIT(17),
2457 HMER_HYP_RESOURCE_ERR = PPC_BIT(20),
2458 HMER_XSCOM_STATUS_MASK = PPC_BITMASK(21, 23),
2459 };
2460
2461 /*****************************************************************************/
2462
2463 #define is_isa300(ctx) (!!(ctx->insns_flags2 & PPC2_ISA300))
2464 target_ulong cpu_read_xer(const CPUPPCState *env);
2465 void cpu_write_xer(CPUPPCState *env, target_ulong xer);
2466
2467 /*
2468 * All 64-bit server processors compliant with arch 2.x, ie. 970 and newer,
2469 * have PPC_SEGMENT_64B.
2470 */
2471 #define is_book3s_arch2x(ctx) (!!((ctx)->insns_flags & PPC_SEGMENT_64B))
2472
2473 #ifdef CONFIG_DEBUG_TCG
2474 void cpu_get_tb_cpu_state(CPUPPCState *env, target_ulong *pc,
2475 target_ulong *cs_base, uint32_t *flags);
2476 #else
2477 static inline void cpu_get_tb_cpu_state(CPUPPCState *env, target_ulong *pc,
2478 target_ulong *cs_base, uint32_t *flags)
2479 {
2480 *pc = env->nip;
2481 *cs_base = 0;
2482 *flags = env->hflags;
2483 }
2484 #endif
2485
2486 G_NORETURN void raise_exception(CPUPPCState *env, uint32_t exception);
2487 G_NORETURN void raise_exception_ra(CPUPPCState *env, uint32_t exception,
2488 uintptr_t raddr);
2489 G_NORETURN void raise_exception_err(CPUPPCState *env, uint32_t exception,
2490 uint32_t error_code);
2491 G_NORETURN void raise_exception_err_ra(CPUPPCState *env, uint32_t exception,
2492 uint32_t error_code, uintptr_t raddr);
2493
2494 /* PERFM EBB helper*/
2495 #if defined(TARGET_PPC64) && !defined(CONFIG_USER_ONLY)
2496 void raise_ebb_perfm_exception(CPUPPCState *env);
2497 #endif
2498
2499 #if !defined(CONFIG_USER_ONLY)
2500 static inline int booke206_tlbm_id(CPUPPCState *env, ppcmas_tlb_t *tlbm)
2501 {
2502 uintptr_t tlbml = (uintptr_t)tlbm;
2503 uintptr_t tlbl = (uintptr_t)env->tlb.tlbm;
2504
2505 return (tlbml - tlbl) / sizeof(env->tlb.tlbm[0]);
2506 }
2507
2508 static inline int booke206_tlb_size(CPUPPCState *env, int tlbn)
2509 {
2510 uint32_t tlbncfg = env->spr[SPR_BOOKE_TLB0CFG + tlbn];
2511 int r = tlbncfg & TLBnCFG_N_ENTRY;
2512 return r;
2513 }
2514
2515 static inline int booke206_tlb_ways(CPUPPCState *env, int tlbn)
2516 {
2517 uint32_t tlbncfg = env->spr[SPR_BOOKE_TLB0CFG + tlbn];
2518 int r = tlbncfg >> TLBnCFG_ASSOC_SHIFT;
2519 return r;
2520 }
2521
2522 static inline int booke206_tlbm_to_tlbn(CPUPPCState *env, ppcmas_tlb_t *tlbm)
2523 {
2524 int id = booke206_tlbm_id(env, tlbm);
2525 int end = 0;
2526 int i;
2527
2528 for (i = 0; i < BOOKE206_MAX_TLBN; i++) {
2529 end += booke206_tlb_size(env, i);
2530 if (id < end) {
2531 return i;
2532 }
2533 }
2534
2535 cpu_abort(env_cpu(env), "Unknown TLBe: %d\n", id);
2536 return 0;
2537 }
2538
2539 static inline int booke206_tlbm_to_way(CPUPPCState *env, ppcmas_tlb_t *tlb)
2540 {
2541 int tlbn = booke206_tlbm_to_tlbn(env, tlb);
2542 int tlbid = booke206_tlbm_id(env, tlb);
2543 return tlbid & (booke206_tlb_ways(env, tlbn) - 1);
2544 }
2545
2546 static inline ppcmas_tlb_t *booke206_get_tlbm(CPUPPCState *env, const int tlbn,
2547 target_ulong ea, int way)
2548 {
2549 int r;
2550 uint32_t ways = booke206_tlb_ways(env, tlbn);
2551 int ways_bits = ctz32(ways);
2552 int tlb_bits = ctz32(booke206_tlb_size(env, tlbn));
2553 int i;
2554
2555 way &= ways - 1;
2556 ea >>= MAS2_EPN_SHIFT;
2557 ea &= (1 << (tlb_bits - ways_bits)) - 1;
2558 r = (ea << ways_bits) | way;
2559
2560 if (r >= booke206_tlb_size(env, tlbn)) {
2561 return NULL;
2562 }
2563
2564 /* bump up to tlbn index */
2565 for (i = 0; i < tlbn; i++) {
2566 r += booke206_tlb_size(env, i);
2567 }
2568
2569 return &env->tlb.tlbm[r];
2570 }
2571
2572 /* returns bitmap of supported page sizes for a given TLB */
2573 static inline uint32_t booke206_tlbnps(CPUPPCState *env, const int tlbn)
2574 {
2575 uint32_t ret = 0;
2576
2577 if ((env->spr[SPR_MMUCFG] & MMUCFG_MAVN) == MMUCFG_MAVN_V2) {
2578 /* MAV2 */
2579 ret = env->spr[SPR_BOOKE_TLB0PS + tlbn];
2580 } else {
2581 uint32_t tlbncfg = env->spr[SPR_BOOKE_TLB0CFG + tlbn];
2582 uint32_t min = (tlbncfg & TLBnCFG_MINSIZE) >> TLBnCFG_MINSIZE_SHIFT;
2583 uint32_t max = (tlbncfg & TLBnCFG_MAXSIZE) >> TLBnCFG_MAXSIZE_SHIFT;
2584 int i;
2585 for (i = min; i <= max; i++) {
2586 ret |= (1 << (i << 1));
2587 }
2588 }
2589
2590 return ret;
2591 }
2592
2593 static inline void booke206_fixed_size_tlbn(CPUPPCState *env, const int tlbn,
2594 ppcmas_tlb_t *tlb)
2595 {
2596 uint8_t i;
2597 int32_t tsize = -1;
2598
2599 for (i = 0; i < 32; i++) {
2600 if ((env->spr[SPR_BOOKE_TLB0PS + tlbn]) & (1ULL << i)) {
2601 if (tsize == -1) {
2602 tsize = i;
2603 } else {
2604 return;
2605 }
2606 }
2607 }
2608
2609 /* TLBnPS unimplemented? Odd.. */
2610 assert(tsize != -1);
2611 tlb->mas1 &= ~MAS1_TSIZE_MASK;
2612 tlb->mas1 |= ((uint32_t)tsize) << MAS1_TSIZE_SHIFT;
2613 }
2614
2615 #endif
2616
2617 static inline bool msr_is_64bit(CPUPPCState *env, target_ulong msr)
2618 {
2619 if (env->mmu_model == POWERPC_MMU_BOOKE206) {
2620 return msr & (1ULL << MSR_CM);
2621 }
2622
2623 return msr & (1ULL << MSR_SF);
2624 }
2625
2626 /**
2627 * Check whether register rx is in the range between start and
2628 * start + nregs (as needed by the LSWX and LSWI instructions)
2629 */
2630 static inline bool lsw_reg_in_range(int start, int nregs, int rx)
2631 {
2632 return (start + nregs <= 32 && rx >= start && rx < start + nregs) ||
2633 (start + nregs > 32 && (rx >= start || rx < start + nregs - 32));
2634 }
2635
2636 /* Accessors for FP, VMX and VSX registers */
2637 #if HOST_BIG_ENDIAN
2638 #define VsrB(i) u8[i]
2639 #define VsrSB(i) s8[i]
2640 #define VsrH(i) u16[i]
2641 #define VsrSH(i) s16[i]
2642 #define VsrW(i) u32[i]
2643 #define VsrSW(i) s32[i]
2644 #define VsrD(i) u64[i]
2645 #define VsrSD(i) s64[i]
2646 #else
2647 #define VsrB(i) u8[15 - (i)]
2648 #define VsrSB(i) s8[15 - (i)]
2649 #define VsrH(i) u16[7 - (i)]
2650 #define VsrSH(i) s16[7 - (i)]
2651 #define VsrW(i) u32[3 - (i)]
2652 #define VsrSW(i) s32[3 - (i)]
2653 #define VsrD(i) u64[1 - (i)]
2654 #define VsrSD(i) s64[1 - (i)]
2655 #endif
2656
2657 static inline int vsr64_offset(int i, bool high)
2658 {
2659 return offsetof(CPUPPCState, vsr[i].VsrD(high ? 0 : 1));
2660 }
2661
2662 static inline int vsr_full_offset(int i)
2663 {
2664 return offsetof(CPUPPCState, vsr[i].u64[0]);
2665 }
2666
2667 static inline int acc_full_offset(int i)
2668 {
2669 return vsr_full_offset(i * 4);
2670 }
2671
2672 static inline int fpr_offset(int i)
2673 {
2674 return vsr64_offset(i, true);
2675 }
2676
2677 static inline uint64_t *cpu_fpr_ptr(CPUPPCState *env, int i)
2678 {
2679 return (uint64_t *)((uintptr_t)env + fpr_offset(i));
2680 }
2681
2682 static inline uint64_t *cpu_vsrl_ptr(CPUPPCState *env, int i)
2683 {
2684 return (uint64_t *)((uintptr_t)env + vsr64_offset(i, false));
2685 }
2686
2687 static inline long avr64_offset(int i, bool high)
2688 {
2689 return vsr64_offset(i + 32, high);
2690 }
2691
2692 static inline int avr_full_offset(int i)
2693 {
2694 return vsr_full_offset(i + 32);
2695 }
2696
2697 static inline ppc_avr_t *cpu_avr_ptr(CPUPPCState *env, int i)
2698 {
2699 return (ppc_avr_t *)((uintptr_t)env + avr_full_offset(i));
2700 }
2701
2702 static inline bool ppc_has_spr(PowerPCCPU *cpu, int spr)
2703 {
2704 /* We can test whether the SPR is defined by checking for a valid name */
2705 return cpu->env.spr_cb[spr].name != NULL;
2706 }
2707
2708 #if !defined(CONFIG_USER_ONLY)
2709 static inline bool ppc_interrupts_little_endian(PowerPCCPU *cpu, bool hv)
2710 {
2711 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu);
2712 CPUPPCState *env = &cpu->env;
2713 bool ile;
2714
2715 if (hv && env->has_hv_mode) {
2716 if (is_isa300(pcc)) {
2717 ile = !!(env->spr[SPR_HID0] & HID0_POWER9_HILE);
2718 } else {
2719 ile = !!(env->spr[SPR_HID0] & HID0_HILE);
2720 }
2721
2722 } else if (pcc->lpcr_mask & LPCR_ILE) {
2723 ile = !!(env->spr[SPR_LPCR] & LPCR_ILE);
2724 } else {
2725 ile = FIELD_EX64(env->msr, MSR, ILE);
2726 }
2727
2728 return ile;
2729 }
2730 #endif
2731
2732 void dump_mmu(CPUPPCState *env);
2733
2734 void ppc_maybe_bswap_register(CPUPPCState *env, uint8_t *mem_buf, int len);
2735 void ppc_store_vscr(CPUPPCState *env, uint32_t vscr);
2736 uint32_t ppc_get_vscr(CPUPPCState *env);
2737
2738 /*****************************************************************************/
2739 /* Power management enable checks */
2740 static inline int check_pow_none(CPUPPCState *env)
2741 {
2742 return 0;
2743 }
2744
2745 static inline int check_pow_nocheck(CPUPPCState *env)
2746 {
2747 return 1;
2748 }
2749
2750 /*****************************************************************************/
2751 /* PowerPC implementations definitions */
2752
2753 #define POWERPC_FAMILY(_name) \
2754 static void \
2755 glue(glue(ppc_, _name), _cpu_family_class_init)(ObjectClass *, void *); \
2756 \
2757 static const TypeInfo \
2758 glue(glue(ppc_, _name), _cpu_family_type_info) = { \
2759 .name = stringify(_name) "-family-" TYPE_POWERPC_CPU, \
2760 .parent = TYPE_POWERPC_CPU, \
2761 .abstract = true, \
2762 .class_init = glue(glue(ppc_, _name), _cpu_family_class_init), \
2763 }; \
2764 \
2765 static void glue(glue(ppc_, _name), _cpu_family_register_types)(void) \
2766 { \
2767 type_register_static( \
2768 &glue(glue(ppc_, _name), _cpu_family_type_info)); \
2769 } \
2770 \
2771 type_init(glue(glue(ppc_, _name), _cpu_family_register_types)) \
2772 \
2773 static void glue(glue(ppc_, _name), _cpu_family_class_init)
2774
2775
2776 #endif /* PPC_CPU_H */
QEmu