?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
xen: introduce 'xen-block', 'xen-disk' and 'xen-cdrom'
[qemu.git] / target / i386 / cpu.c
blobfa37203d892f00fc9136d46fea24c036a89bd601
1 /*
2 * i386 CPUID helper functions
3 *
4 * Copyright (c) 2003 Fabrice Bellard
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
18 */
19
20 #include "qemu/osdep.h"
21 #include "qemu/units.h"
22 #include "qemu/cutils.h"
23 #include "qemu/bitops.h"
24
25 #include "cpu.h"
26 #include "exec/exec-all.h"
27 #include "sysemu/kvm.h"
28 #include "sysemu/hvf.h"
29 #include "sysemu/cpus.h"
30 #include "kvm_i386.h"
31 #include "sev_i386.h"
32
33 #include "qemu/error-report.h"
34 #include "qemu/option.h"
35 #include "qemu/config-file.h"
36 #include "qapi/error.h"
37 #include "qapi/qapi-visit-misc.h"
38 #include "qapi/qapi-visit-run-state.h"
39 #include "qapi/qmp/qdict.h"
40 #include "qapi/qmp/qerror.h"
41 #include "qapi/visitor.h"
42 #include "qom/qom-qobject.h"
43 #include "sysemu/arch_init.h"
44
45 #include "standard-headers/asm-x86/kvm_para.h"
46
47 #include "sysemu/sysemu.h"
48 #include "hw/qdev-properties.h"
49 #include "hw/i386/topology.h"
50 #ifndef CONFIG_USER_ONLY
51 #include "exec/address-spaces.h"
52 #include "hw/hw.h"
53 #include "hw/xen/xen.h"
54 #include "hw/i386/apic_internal.h"
55 #endif
56
57 #include "disas/capstone.h"
58
59 /* Helpers for building CPUID[2] descriptors: */
60
61 struct CPUID2CacheDescriptorInfo {
62 enum CacheType type;
63 int level;
64 int size;
65 int line_size;
66 int associativity;
67 };
68
69 /*
70 * Known CPUID 2 cache descriptors.
71 * From Intel SDM Volume 2A, CPUID instruction
72 */
73 struct CPUID2CacheDescriptorInfo cpuid2_cache_descriptors[] = {
74 [0x06] = { .level = 1, .type = INSTRUCTION_CACHE, .size = 8 * KiB,
75 .associativity = 4, .line_size = 32, },
76 [0x08] = { .level = 1, .type = INSTRUCTION_CACHE, .size = 16 * KiB,
77 .associativity = 4, .line_size = 32, },
78 [0x09] = { .level = 1, .type = INSTRUCTION_CACHE, .size = 32 * KiB,
79 .associativity = 4, .line_size = 64, },
80 [0x0A] = { .level = 1, .type = DATA_CACHE, .size = 8 * KiB,
81 .associativity = 2, .line_size = 32, },
82 [0x0C] = { .level = 1, .type = DATA_CACHE, .size = 16 * KiB,
83 .associativity = 4, .line_size = 32, },
84 [0x0D] = { .level = 1, .type = DATA_CACHE, .size = 16 * KiB,
85 .associativity = 4, .line_size = 64, },
86 [0x0E] = { .level = 1, .type = DATA_CACHE, .size = 24 * KiB,
87 .associativity = 6, .line_size = 64, },
88 [0x1D] = { .level = 2, .type = UNIFIED_CACHE, .size = 128 * KiB,
89 .associativity = 2, .line_size = 64, },
90 [0x21] = { .level = 2, .type = UNIFIED_CACHE, .size = 256 * KiB,
91 .associativity = 8, .line_size = 64, },
92 /* lines per sector is not supported cpuid2_cache_descriptor(),
93 * so descriptors 0x22, 0x23 are not included
94 */
95 [0x24] = { .level = 2, .type = UNIFIED_CACHE, .size = 1 * MiB,
96 .associativity = 16, .line_size = 64, },
97 /* lines per sector is not supported cpuid2_cache_descriptor(),
98 * so descriptors 0x25, 0x20 are not included
99 */
100 [0x2C] = { .level = 1, .type = DATA_CACHE, .size = 32 * KiB,
101 .associativity = 8, .line_size = 64, },
102 [0x30] = { .level = 1, .type = INSTRUCTION_CACHE, .size = 32 * KiB,
103 .associativity = 8, .line_size = 64, },
104 [0x41] = { .level = 2, .type = UNIFIED_CACHE, .size = 128 * KiB,
105 .associativity = 4, .line_size = 32, },
106 [0x42] = { .level = 2, .type = UNIFIED_CACHE, .size = 256 * KiB,
107 .associativity = 4, .line_size = 32, },
108 [0x43] = { .level = 2, .type = UNIFIED_CACHE, .size = 512 * KiB,
109 .associativity = 4, .line_size = 32, },
110 [0x44] = { .level = 2, .type = UNIFIED_CACHE, .size = 1 * MiB,
111 .associativity = 4, .line_size = 32, },
112 [0x45] = { .level = 2, .type = UNIFIED_CACHE, .size = 2 * MiB,
113 .associativity = 4, .line_size = 32, },
114 [0x46] = { .level = 3, .type = UNIFIED_CACHE, .size = 4 * MiB,
115 .associativity = 4, .line_size = 64, },
116 [0x47] = { .level = 3, .type = UNIFIED_CACHE, .size = 8 * MiB,
117 .associativity = 8, .line_size = 64, },
118 [0x48] = { .level = 2, .type = UNIFIED_CACHE, .size = 3 * MiB,
119 .associativity = 12, .line_size = 64, },
120 /* Descriptor 0x49 depends on CPU family/model, so it is not included */
121 [0x4A] = { .level = 3, .type = UNIFIED_CACHE, .size = 6 * MiB,
122 .associativity = 12, .line_size = 64, },
123 [0x4B] = { .level = 3, .type = UNIFIED_CACHE, .size = 8 * MiB,
124 .associativity = 16, .line_size = 64, },
125 [0x4C] = { .level = 3, .type = UNIFIED_CACHE, .size = 12 * MiB,
126 .associativity = 12, .line_size = 64, },
127 [0x4D] = { .level = 3, .type = UNIFIED_CACHE, .size = 16 * MiB,
128 .associativity = 16, .line_size = 64, },
129 [0x4E] = { .level = 2, .type = UNIFIED_CACHE, .size = 6 * MiB,
130 .associativity = 24, .line_size = 64, },
131 [0x60] = { .level = 1, .type = DATA_CACHE, .size = 16 * KiB,
132 .associativity = 8, .line_size = 64, },
133 [0x66] = { .level = 1, .type = DATA_CACHE, .size = 8 * KiB,
134 .associativity = 4, .line_size = 64, },
135 [0x67] = { .level = 1, .type = DATA_CACHE, .size = 16 * KiB,
136 .associativity = 4, .line_size = 64, },
137 [0x68] = { .level = 1, .type = DATA_CACHE, .size = 32 * KiB,
138 .associativity = 4, .line_size = 64, },
139 [0x78] = { .level = 2, .type = UNIFIED_CACHE, .size = 1 * MiB,
140 .associativity = 4, .line_size = 64, },
141 /* lines per sector is not supported cpuid2_cache_descriptor(),
142 * so descriptors 0x79, 0x7A, 0x7B, 0x7C are not included.
143 */
144 [0x7D] = { .level = 2, .type = UNIFIED_CACHE, .size = 2 * MiB,
145 .associativity = 8, .line_size = 64, },
146 [0x7F] = { .level = 2, .type = UNIFIED_CACHE, .size = 512 * KiB,
147 .associativity = 2, .line_size = 64, },
148 [0x80] = { .level = 2, .type = UNIFIED_CACHE, .size = 512 * KiB,
149 .associativity = 8, .line_size = 64, },
150 [0x82] = { .level = 2, .type = UNIFIED_CACHE, .size = 256 * KiB,
151 .associativity = 8, .line_size = 32, },
152 [0x83] = { .level = 2, .type = UNIFIED_CACHE, .size = 512 * KiB,
153 .associativity = 8, .line_size = 32, },
154 [0x84] = { .level = 2, .type = UNIFIED_CACHE, .size = 1 * MiB,
155 .associativity = 8, .line_size = 32, },
156 [0x85] = { .level = 2, .type = UNIFIED_CACHE, .size = 2 * MiB,
157 .associativity = 8, .line_size = 32, },
158 [0x86] = { .level = 2, .type = UNIFIED_CACHE, .size = 512 * KiB,
159 .associativity = 4, .line_size = 64, },
160 [0x87] = { .level = 2, .type = UNIFIED_CACHE, .size = 1 * MiB,
161 .associativity = 8, .line_size = 64, },
162 [0xD0] = { .level = 3, .type = UNIFIED_CACHE, .size = 512 * KiB,
163 .associativity = 4, .line_size = 64, },
164 [0xD1] = { .level = 3, .type = UNIFIED_CACHE, .size = 1 * MiB,
165 .associativity = 4, .line_size = 64, },
166 [0xD2] = { .level = 3, .type = UNIFIED_CACHE, .size = 2 * MiB,
167 .associativity = 4, .line_size = 64, },
168 [0xD6] = { .level = 3, .type = UNIFIED_CACHE, .size = 1 * MiB,
169 .associativity = 8, .line_size = 64, },
170 [0xD7] = { .level = 3, .type = UNIFIED_CACHE, .size = 2 * MiB,
171 .associativity = 8, .line_size = 64, },
172 [0xD8] = { .level = 3, .type = UNIFIED_CACHE, .size = 4 * MiB,
173 .associativity = 8, .line_size = 64, },
174 [0xDC] = { .level = 3, .type = UNIFIED_CACHE, .size = 1.5 * MiB,
175 .associativity = 12, .line_size = 64, },
176 [0xDD] = { .level = 3, .type = UNIFIED_CACHE, .size = 3 * MiB,
177 .associativity = 12, .line_size = 64, },
178 [0xDE] = { .level = 3, .type = UNIFIED_CACHE, .size = 6 * MiB,
179 .associativity = 12, .line_size = 64, },
180 [0xE2] = { .level = 3, .type = UNIFIED_CACHE, .size = 2 * MiB,
181 .associativity = 16, .line_size = 64, },
182 [0xE3] = { .level = 3, .type = UNIFIED_CACHE, .size = 4 * MiB,
183 .associativity = 16, .line_size = 64, },
184 [0xE4] = { .level = 3, .type = UNIFIED_CACHE, .size = 8 * MiB,
185 .associativity = 16, .line_size = 64, },
186 [0xEA] = { .level = 3, .type = UNIFIED_CACHE, .size = 12 * MiB,
187 .associativity = 24, .line_size = 64, },
188 [0xEB] = { .level = 3, .type = UNIFIED_CACHE, .size = 18 * MiB,
189 .associativity = 24, .line_size = 64, },
190 [0xEC] = { .level = 3, .type = UNIFIED_CACHE, .size = 24 * MiB,
191 .associativity = 24, .line_size = 64, },
192 };
193
194 /*
195 * "CPUID leaf 2 does not report cache descriptor information,
196 * use CPUID leaf 4 to query cache parameters"
197 */
198 #define CACHE_DESCRIPTOR_UNAVAILABLE 0xFF
199
200 /*
201 * Return a CPUID 2 cache descriptor for a given cache.
202 * If no known descriptor is found, return CACHE_DESCRIPTOR_UNAVAILABLE
203 */
204 static uint8_t cpuid2_cache_descriptor(CPUCacheInfo *cache)
205 {
206 int i;
207
208 assert(cache->size > 0);
209 assert(cache->level > 0);
210 assert(cache->line_size > 0);
211 assert(cache->associativity > 0);
212 for (i = 0; i < ARRAY_SIZE(cpuid2_cache_descriptors); i++) {
213 struct CPUID2CacheDescriptorInfo *d = &cpuid2_cache_descriptors[i];
214 if (d->level == cache->level && d->type == cache->type &&
215 d->size == cache->size && d->line_size == cache->line_size &&
216 d->associativity == cache->associativity) {
217 return i;
218 }
219 }
220
221 return CACHE_DESCRIPTOR_UNAVAILABLE;
222 }
223
224 /* CPUID Leaf 4 constants: */
225
226 /* EAX: */
227 #define CACHE_TYPE_D 1
228 #define CACHE_TYPE_I 2
229 #define CACHE_TYPE_UNIFIED 3
230
231 #define CACHE_LEVEL(l) (l << 5)
232
233 #define CACHE_SELF_INIT_LEVEL (1 << 8)
234
235 /* EDX: */
236 #define CACHE_NO_INVD_SHARING (1 << 0)
237 #define CACHE_INCLUSIVE (1 << 1)
238 #define CACHE_COMPLEX_IDX (1 << 2)
239
240 /* Encode CacheType for CPUID[4].EAX */
241 #define CACHE_TYPE(t) (((t) == DATA_CACHE) ? CACHE_TYPE_D : \
242 ((t) == INSTRUCTION_CACHE) ? CACHE_TYPE_I : \
243 ((t) == UNIFIED_CACHE) ? CACHE_TYPE_UNIFIED : \
244 0 /* Invalid value */)
245
246
247 /* Encode cache info for CPUID[4] */
248 static void encode_cache_cpuid4(CPUCacheInfo *cache,
249 int num_apic_ids, int num_cores,
250 uint32_t *eax, uint32_t *ebx,
251 uint32_t *ecx, uint32_t *edx)
252 {
253 assert(cache->size == cache->line_size * cache->associativity *
254 cache->partitions * cache->sets);
255
256 assert(num_apic_ids > 0);
257 *eax = CACHE_TYPE(cache->type) |
258 CACHE_LEVEL(cache->level) |
259 (cache->self_init ? CACHE_SELF_INIT_LEVEL : 0) |
260 ((num_cores - 1) << 26) |
261 ((num_apic_ids - 1) << 14);
262
263 assert(cache->line_size > 0);
264 assert(cache->partitions > 0);
265 assert(cache->associativity > 0);
266 /* We don't implement fully-associative caches */
267 assert(cache->associativity < cache->sets);
268 *ebx = (cache->line_size - 1) |
269 ((cache->partitions - 1) << 12) |
270 ((cache->associativity - 1) << 22);
271
272 assert(cache->sets > 0);
273 *ecx = cache->sets - 1;
274
275 *edx = (cache->no_invd_sharing ? CACHE_NO_INVD_SHARING : 0) |
276 (cache->inclusive ? CACHE_INCLUSIVE : 0) |
277 (cache->complex_indexing ? CACHE_COMPLEX_IDX : 0);
278 }
279
280 /* Encode cache info for CPUID[0x80000005].ECX or CPUID[0x80000005].EDX */
281 static uint32_t encode_cache_cpuid80000005(CPUCacheInfo *cache)
282 {
283 assert(cache->size % 1024 == 0);
284 assert(cache->lines_per_tag > 0);
285 assert(cache->associativity > 0);
286 assert(cache->line_size > 0);
287 return ((cache->size / 1024) << 24) | (cache->associativity << 16) |
288 (cache->lines_per_tag << 8) | (cache->line_size);
289 }
290
291 #define ASSOC_FULL 0xFF
292
293 /* AMD associativity encoding used on CPUID Leaf 0x80000006: */
294 #define AMD_ENC_ASSOC(a) (a <= 1 ? a : \
295 a == 2 ? 0x2 : \
296 a == 4 ? 0x4 : \
297 a == 8 ? 0x6 : \
298 a == 16 ? 0x8 : \
299 a == 32 ? 0xA : \
300 a == 48 ? 0xB : \
301 a == 64 ? 0xC : \
302 a == 96 ? 0xD : \
303 a == 128 ? 0xE : \
304 a == ASSOC_FULL ? 0xF : \
305 0 /* invalid value */)
306
307 /*
308 * Encode cache info for CPUID[0x80000006].ECX and CPUID[0x80000006].EDX
309 * @l3 can be NULL.
310 */
311 static void encode_cache_cpuid80000006(CPUCacheInfo *l2,
312 CPUCacheInfo *l3,
313 uint32_t *ecx, uint32_t *edx)
314 {
315 assert(l2->size % 1024 == 0);
316 assert(l2->associativity > 0);
317 assert(l2->lines_per_tag > 0);
318 assert(l2->line_size > 0);
319 *ecx = ((l2->size / 1024) << 16) |
320 (AMD_ENC_ASSOC(l2->associativity) << 12) |
321 (l2->lines_per_tag << 8) | (l2->line_size);
322
323 if (l3) {
324 assert(l3->size % (512 * 1024) == 0);
325 assert(l3->associativity > 0);
326 assert(l3->lines_per_tag > 0);
327 assert(l3->line_size > 0);
328 *edx = ((l3->size / (512 * 1024)) << 18) |
329 (AMD_ENC_ASSOC(l3->associativity) << 12) |
330 (l3->lines_per_tag << 8) | (l3->line_size);
331 } else {
332 *edx = 0;
333 }
334 }
335
336 /*
337 * Definitions used for building CPUID Leaf 0x8000001D and 0x8000001E
338 * Please refer to the AMD64 Architecture Programmer’s Manual Volume 3.
339 * Define the constants to build the cpu topology. Right now, TOPOEXT
340 * feature is enabled only on EPYC. So, these constants are based on
341 * EPYC supported configurations. We may need to handle the cases if
342 * these values change in future.
343 */
344 /* Maximum core complexes in a node */
345 #define MAX_CCX 2
346 /* Maximum cores in a core complex */
347 #define MAX_CORES_IN_CCX 4
348 /* Maximum cores in a node */
349 #define MAX_CORES_IN_NODE 8
350 /* Maximum nodes in a socket */
351 #define MAX_NODES_PER_SOCKET 4
352
353 /*
354 * Figure out the number of nodes required to build this config.
355 * Max cores in a node is 8
356 */
357 static int nodes_in_socket(int nr_cores)
358 {
359 int nodes;
360
361 nodes = DIV_ROUND_UP(nr_cores, MAX_CORES_IN_NODE);
362
363 /* Hardware does not support config with 3 nodes, return 4 in that case */
364 return (nodes == 3) ? 4 : nodes;
365 }
366
367 /*
368 * Decide the number of cores in a core complex with the given nr_cores using
369 * following set constants MAX_CCX, MAX_CORES_IN_CCX, MAX_CORES_IN_NODE and
370 * MAX_NODES_PER_SOCKET. Maintain symmetry as much as possible
371 * L3 cache is shared across all cores in a core complex. So, this will also
372 * tell us how many cores are sharing the L3 cache.
373 */
374 static int cores_in_core_complex(int nr_cores)
375 {
376 int nodes;
377
378 /* Check if we can fit all the cores in one core complex */
379 if (nr_cores <= MAX_CORES_IN_CCX) {
380 return nr_cores;
381 }
382 /* Get the number of nodes required to build this config */
383 nodes = nodes_in_socket(nr_cores);
384
385 /*
386 * Divide the cores accros all the core complexes
387 * Return rounded up value
388 */
389 return DIV_ROUND_UP(nr_cores, nodes * MAX_CCX);
390 }
391
392 /* Encode cache info for CPUID[8000001D] */
393 static void encode_cache_cpuid8000001d(CPUCacheInfo *cache, CPUState *cs,
394 uint32_t *eax, uint32_t *ebx,
395 uint32_t *ecx, uint32_t *edx)
396 {
397 uint32_t l3_cores;
398 assert(cache->size == cache->line_size * cache->associativity *
399 cache->partitions * cache->sets);
400
401 *eax = CACHE_TYPE(cache->type) | CACHE_LEVEL(cache->level) |
402 (cache->self_init ? CACHE_SELF_INIT_LEVEL : 0);
403
404 /* L3 is shared among multiple cores */
405 if (cache->level == 3) {
406 l3_cores = cores_in_core_complex(cs->nr_cores);
407 *eax |= ((l3_cores * cs->nr_threads) - 1) << 14;
408 } else {
409 *eax |= ((cs->nr_threads - 1) << 14);
410 }
411
412 assert(cache->line_size > 0);
413 assert(cache->partitions > 0);
414 assert(cache->associativity > 0);
415 /* We don't implement fully-associative caches */
416 assert(cache->associativity < cache->sets);
417 *ebx = (cache->line_size - 1) |
418 ((cache->partitions - 1) << 12) |
419 ((cache->associativity - 1) << 22);
420
421 assert(cache->sets > 0);
422 *ecx = cache->sets - 1;
423
424 *edx = (cache->no_invd_sharing ? CACHE_NO_INVD_SHARING : 0) |
425 (cache->inclusive ? CACHE_INCLUSIVE : 0) |
426 (cache->complex_indexing ? CACHE_COMPLEX_IDX : 0);
427 }
428
429 /* Data structure to hold the configuration info for a given core index */
430 struct core_topology {
431 /* core complex id of the current core index */
432 int ccx_id;
433 /*
434 * Adjusted core index for this core in the topology
435 * This can be 0,1,2,3 with max 4 cores in a core complex
436 */
437 int core_id;
438 /* Node id for this core index */
439 int node_id;
440 /* Number of nodes in this config */
441 int num_nodes;
442 };
443
444 /*
445 * Build the configuration closely match the EPYC hardware. Using the EPYC
446 * hardware configuration values (MAX_CCX, MAX_CORES_IN_CCX, MAX_CORES_IN_NODE)
447 * right now. This could change in future.
448 * nr_cores : Total number of cores in the config
449 * core_id : Core index of the current CPU
450 * topo : Data structure to hold all the config info for this core index
451 */
452 static void build_core_topology(int nr_cores, int core_id,
453 struct core_topology *topo)
454 {
455 int nodes, cores_in_ccx;
456
457 /* First get the number of nodes required */
458 nodes = nodes_in_socket(nr_cores);
459
460 cores_in_ccx = cores_in_core_complex(nr_cores);
461
462 topo->node_id = core_id / (cores_in_ccx * MAX_CCX);
463 topo->ccx_id = (core_id % (cores_in_ccx * MAX_CCX)) / cores_in_ccx;
464 topo->core_id = core_id % cores_in_ccx;
465 topo->num_nodes = nodes;
466 }
467
468 /* Encode cache info for CPUID[8000001E] */
469 static void encode_topo_cpuid8000001e(CPUState *cs, X86CPU *cpu,
470 uint32_t *eax, uint32_t *ebx,
471 uint32_t *ecx, uint32_t *edx)
472 {
473 struct core_topology topo = {0};
474 unsigned long nodes;
475 int shift;
476
477 build_core_topology(cs->nr_cores, cpu->core_id, &topo);
478 *eax = cpu->apic_id;
479 /*
480 * CPUID_Fn8000001E_EBX
481 * 31:16 Reserved
482 * 15:8 Threads per core (The number of threads per core is
483 * Threads per core + 1)
484 * 7:0 Core id (see bit decoding below)
485 * SMT:
486 * 4:3 node id
487 * 2 Core complex id
488 * 1:0 Core id
489 * Non SMT:
490 * 5:4 node id
491 * 3 Core complex id
492 * 1:0 Core id
493 */
494 if (cs->nr_threads - 1) {
495 *ebx = ((cs->nr_threads - 1) << 8) | (topo.node_id << 3) |
496 (topo.ccx_id << 2) | topo.core_id;
497 } else {
498 *ebx = (topo.node_id << 4) | (topo.ccx_id << 3) | topo.core_id;
499 }
500 /*
501 * CPUID_Fn8000001E_ECX
502 * 31:11 Reserved
503 * 10:8 Nodes per processor (Nodes per processor is number of nodes + 1)
504 * 7:0 Node id (see bit decoding below)
505 * 2 Socket id
506 * 1:0 Node id
507 */
508 if (topo.num_nodes <= 4) {
509 *ecx = ((topo.num_nodes - 1) << 8) | (cpu->socket_id << 2) |
510 topo.node_id;
511 } else {
512 /*
513 * Node id fix up. Actual hardware supports up to 4 nodes. But with
514 * more than 32 cores, we may end up with more than 4 nodes.
515 * Node id is a combination of socket id and node id. Only requirement
516 * here is that this number should be unique accross the system.
517 * Shift the socket id to accommodate more nodes. We dont expect both
518 * socket id and node id to be big number at the same time. This is not
519 * an ideal config but we need to to support it. Max nodes we can have
520 * is 32 (255/8) with 8 cores per node and 255 max cores. We only need
521 * 5 bits for nodes. Find the left most set bit to represent the total
522 * number of nodes. find_last_bit returns last set bit(0 based). Left
523 * shift(+1) the socket id to represent all the nodes.
524 */
525 nodes = topo.num_nodes - 1;
526 shift = find_last_bit(&nodes, 8);
527 *ecx = ((topo.num_nodes - 1) << 8) | (cpu->socket_id << (shift + 1)) |
528 topo.node_id;
529 }
530 *edx = 0;
531 }
532
533 /*
534 * Definitions of the hardcoded cache entries we expose:
535 * These are legacy cache values. If there is a need to change any
536 * of these values please use builtin_x86_defs
537 */
538
539 /* L1 data cache: */
540 static CPUCacheInfo legacy_l1d_cache = {
541 .type = DATA_CACHE,
542 .level = 1,
543 .size = 32 * KiB,
544 .self_init = 1,
545 .line_size = 64,
546 .associativity = 8,
547 .sets = 64,
548 .partitions = 1,
549 .no_invd_sharing = true,
550 };
551
552 /*FIXME: CPUID leaf 0x80000005 is inconsistent with leaves 2 & 4 */
553 static CPUCacheInfo legacy_l1d_cache_amd = {
554 .type = DATA_CACHE,
555 .level = 1,
556 .size = 64 * KiB,
557 .self_init = 1,
558 .line_size = 64,
559 .associativity = 2,
560 .sets = 512,
561 .partitions = 1,
562 .lines_per_tag = 1,
563 .no_invd_sharing = true,
564 };
565
566 /* L1 instruction cache: */
567 static CPUCacheInfo legacy_l1i_cache = {
568 .type = INSTRUCTION_CACHE,
569 .level = 1,
570 .size = 32 * KiB,
571 .self_init = 1,
572 .line_size = 64,
573 .associativity = 8,
574 .sets = 64,
575 .partitions = 1,
576 .no_invd_sharing = true,
577 };
578
579 /*FIXME: CPUID leaf 0x80000005 is inconsistent with leaves 2 & 4 */
580 static CPUCacheInfo legacy_l1i_cache_amd = {
581 .type = INSTRUCTION_CACHE,
582 .level = 1,
583 .size = 64 * KiB,
584 .self_init = 1,
585 .line_size = 64,
586 .associativity = 2,
587 .sets = 512,
588 .partitions = 1,
589 .lines_per_tag = 1,
590 .no_invd_sharing = true,
591 };
592
593 /* Level 2 unified cache: */
594 static CPUCacheInfo legacy_l2_cache = {
595 .type = UNIFIED_CACHE,
596 .level = 2,
597 .size = 4 * MiB,
598 .self_init = 1,
599 .line_size = 64,
600 .associativity = 16,
601 .sets = 4096,
602 .partitions = 1,
603 .no_invd_sharing = true,
604 };
605
606 /*FIXME: CPUID leaf 2 descriptor is inconsistent with CPUID leaf 4 */
607 static CPUCacheInfo legacy_l2_cache_cpuid2 = {
608 .type = UNIFIED_CACHE,
609 .level = 2,
610 .size = 2 * MiB,
611 .line_size = 64,
612 .associativity = 8,
613 };
614
615
616 /*FIXME: CPUID leaf 0x80000006 is inconsistent with leaves 2 & 4 */
617 static CPUCacheInfo legacy_l2_cache_amd = {
618 .type = UNIFIED_CACHE,
619 .level = 2,
620 .size = 512 * KiB,
621 .line_size = 64,
622 .lines_per_tag = 1,
623 .associativity = 16,
624 .sets = 512,
625 .partitions = 1,
626 };
627
628 /* Level 3 unified cache: */
629 static CPUCacheInfo legacy_l3_cache = {
630 .type = UNIFIED_CACHE,
631 .level = 3,
632 .size = 16 * MiB,
633 .line_size = 64,
634 .associativity = 16,
635 .sets = 16384,
636 .partitions = 1,
637 .lines_per_tag = 1,
638 .self_init = true,
639 .inclusive = true,
640 .complex_indexing = true,
641 };
642
643 /* TLB definitions: */
644
645 #define L1_DTLB_2M_ASSOC 1
646 #define L1_DTLB_2M_ENTRIES 255
647 #define L1_DTLB_4K_ASSOC 1
648 #define L1_DTLB_4K_ENTRIES 255
649
650 #define L1_ITLB_2M_ASSOC 1
651 #define L1_ITLB_2M_ENTRIES 255
652 #define L1_ITLB_4K_ASSOC 1
653 #define L1_ITLB_4K_ENTRIES 255
654
655 #define L2_DTLB_2M_ASSOC 0 /* disabled */
656 #define L2_DTLB_2M_ENTRIES 0 /* disabled */
657 #define L2_DTLB_4K_ASSOC 4
658 #define L2_DTLB_4K_ENTRIES 512
659
660 #define L2_ITLB_2M_ASSOC 0 /* disabled */
661 #define L2_ITLB_2M_ENTRIES 0 /* disabled */
662 #define L2_ITLB_4K_ASSOC 4
663 #define L2_ITLB_4K_ENTRIES 512
664
665 /* CPUID Leaf 0x14 constants: */
666 #define INTEL_PT_MAX_SUBLEAF 0x1
667 /*
668 * bit[00]: IA32_RTIT_CTL.CR3 filter can be set to 1 and IA32_RTIT_CR3_MATCH
669 * MSR can be accessed;
670 * bit[01]: Support Configurable PSB and Cycle-Accurate Mode;
671 * bit[02]: Support IP Filtering, TraceStop filtering, and preservation
672 * of Intel PT MSRs across warm reset;
673 * bit[03]: Support MTC timing packet and suppression of COFI-based packets;
674 */
675 #define INTEL_PT_MINIMAL_EBX 0xf
676 /*
677 * bit[00]: Tracing can be enabled with IA32_RTIT_CTL.ToPA = 1 and
678 * IA32_RTIT_OUTPUT_BASE and IA32_RTIT_OUTPUT_MASK_PTRS MSRs can be
679 * accessed;
680 * bit[01]: ToPA tables can hold any number of output entries, up to the
681 * maximum allowed by the MaskOrTableOffset field of
682 * IA32_RTIT_OUTPUT_MASK_PTRS;
683 * bit[02]: Support Single-Range Output scheme;
684 */
685 #define INTEL_PT_MINIMAL_ECX 0x7
686 /* generated packets which contain IP payloads have LIP values */
687 #define INTEL_PT_IP_LIP (1 << 31)
688 #define INTEL_PT_ADDR_RANGES_NUM 0x2 /* Number of configurable address ranges */
689 #define INTEL_PT_ADDR_RANGES_NUM_MASK 0x3
690 #define INTEL_PT_MTC_BITMAP (0x0249 << 16) /* Support ART(0,3,6,9) */
691 #define INTEL_PT_CYCLE_BITMAP 0x1fff /* Support 0,2^(0~11) */
692 #define INTEL_PT_PSB_BITMAP (0x003f << 16) /* Support 2K,4K,8K,16K,32K,64K */
693
694 static void x86_cpu_vendor_words2str(char *dst, uint32_t vendor1,
695 uint32_t vendor2, uint32_t vendor3)
696 {
697 int i;
698 for (i = 0; i < 4; i++) {
699 dst[i] = vendor1 >> (8 * i);
700 dst[i + 4] = vendor2 >> (8 * i);
701 dst[i + 8] = vendor3 >> (8 * i);
702 }
703 dst[CPUID_VENDOR_SZ] = '\0';
704 }
705
706 #define I486_FEATURES (CPUID_FP87 | CPUID_VME | CPUID_PSE)
707 #define PENTIUM_FEATURES (I486_FEATURES | CPUID_DE | CPUID_TSC | \
708 CPUID_MSR | CPUID_MCE | CPUID_CX8 | CPUID_MMX | CPUID_APIC)
709 #define PENTIUM2_FEATURES (PENTIUM_FEATURES | CPUID_PAE | CPUID_SEP | \
710 CPUID_MTRR | CPUID_PGE | CPUID_MCA | CPUID_CMOV | CPUID_PAT | \
711 CPUID_PSE36 | CPUID_FXSR)
712 #define PENTIUM3_FEATURES (PENTIUM2_FEATURES | CPUID_SSE)
713 #define PPRO_FEATURES (CPUID_FP87 | CPUID_DE | CPUID_PSE | CPUID_TSC | \
714 CPUID_MSR | CPUID_MCE | CPUID_CX8 | CPUID_PGE | CPUID_CMOV | \
715 CPUID_PAT | CPUID_FXSR | CPUID_MMX | CPUID_SSE | CPUID_SSE2 | \
716 CPUID_PAE | CPUID_SEP | CPUID_APIC)
717
718 #define TCG_FEATURES (CPUID_FP87 | CPUID_PSE | CPUID_TSC | CPUID_MSR | \
719 CPUID_PAE | CPUID_MCE | CPUID_CX8 | CPUID_APIC | CPUID_SEP | \
720 CPUID_MTRR | CPUID_PGE | CPUID_MCA | CPUID_CMOV | CPUID_PAT | \
721 CPUID_PSE36 | CPUID_CLFLUSH | CPUID_ACPI | CPUID_MMX | \
722 CPUID_FXSR | CPUID_SSE | CPUID_SSE2 | CPUID_SS | CPUID_DE)
723 /* partly implemented:
724 CPUID_MTRR, CPUID_MCA, CPUID_CLFLUSH (needed for Win64) */
725 /* missing:
726 CPUID_VME, CPUID_DTS, CPUID_SS, CPUID_HT, CPUID_TM, CPUID_PBE */
727 #define TCG_EXT_FEATURES (CPUID_EXT_SSE3 | CPUID_EXT_PCLMULQDQ | \
728 CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 | CPUID_EXT_CX16 | \
729 CPUID_EXT_SSE41 | CPUID_EXT_SSE42 | CPUID_EXT_POPCNT | \
730 CPUID_EXT_XSAVE | /* CPUID_EXT_OSXSAVE is dynamic */ \
731 CPUID_EXT_MOVBE | CPUID_EXT_AES | CPUID_EXT_HYPERVISOR)
732 /* missing:
733 CPUID_EXT_DTES64, CPUID_EXT_DSCPL, CPUID_EXT_VMX, CPUID_EXT_SMX,
734 CPUID_EXT_EST, CPUID_EXT_TM2, CPUID_EXT_CID, CPUID_EXT_FMA,
735 CPUID_EXT_XTPR, CPUID_EXT_PDCM, CPUID_EXT_PCID, CPUID_EXT_DCA,
736 CPUID_EXT_X2APIC, CPUID_EXT_TSC_DEADLINE_TIMER, CPUID_EXT_AVX,
737 CPUID_EXT_F16C, CPUID_EXT_RDRAND */
738
739 #ifdef TARGET_X86_64
740 #define TCG_EXT2_X86_64_FEATURES (CPUID_EXT2_SYSCALL | CPUID_EXT2_LM)
741 #else
742 #define TCG_EXT2_X86_64_FEATURES 0
743 #endif
744
745 #define TCG_EXT2_FEATURES ((TCG_FEATURES & CPUID_EXT2_AMD_ALIASES) | \
746 CPUID_EXT2_NX | CPUID_EXT2_MMXEXT | CPUID_EXT2_RDTSCP | \
747 CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT | CPUID_EXT2_PDPE1GB | \
748 TCG_EXT2_X86_64_FEATURES)
749 #define TCG_EXT3_FEATURES (CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM | \
750 CPUID_EXT3_CR8LEG | CPUID_EXT3_ABM | CPUID_EXT3_SSE4A)
751 #define TCG_EXT4_FEATURES 0
752 #define TCG_SVM_FEATURES CPUID_SVM_NPT
753 #define TCG_KVM_FEATURES 0
754 #define TCG_7_0_EBX_FEATURES (CPUID_7_0_EBX_SMEP | CPUID_7_0_EBX_SMAP | \
755 CPUID_7_0_EBX_BMI1 | CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ADX | \
756 CPUID_7_0_EBX_PCOMMIT | CPUID_7_0_EBX_CLFLUSHOPT | \
757 CPUID_7_0_EBX_CLWB | CPUID_7_0_EBX_MPX | CPUID_7_0_EBX_FSGSBASE | \
758 CPUID_7_0_EBX_ERMS)
759 /* missing:
760 CPUID_7_0_EBX_HLE, CPUID_7_0_EBX_AVX2,
761 CPUID_7_0_EBX_INVPCID, CPUID_7_0_EBX_RTM,
762 CPUID_7_0_EBX_RDSEED */
763 #define TCG_7_0_ECX_FEATURES (CPUID_7_0_ECX_PKU | \
764 /* CPUID_7_0_ECX_OSPKE is dynamic */ \
765 CPUID_7_0_ECX_LA57)
766 #define TCG_7_0_EDX_FEATURES 0
767 #define TCG_APM_FEATURES 0
768 #define TCG_6_EAX_FEATURES CPUID_6_EAX_ARAT
769 #define TCG_XSAVE_FEATURES (CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XGETBV1)
770 /* missing:
771 CPUID_XSAVE_XSAVEC, CPUID_XSAVE_XSAVES */
772
773 typedef enum FeatureWordType {
774 CPUID_FEATURE_WORD,
775 MSR_FEATURE_WORD,
776 } FeatureWordType;
777
778 typedef struct FeatureWordInfo {
779 FeatureWordType type;
780 /* feature flags names are taken from "Intel Processor Identification and
781 * the CPUID Instruction" and AMD's "CPUID Specification".
782 * In cases of disagreement between feature naming conventions,
783 * aliases may be added.
784 */
785 const char *feat_names[32];
786 union {
787 /* If type==CPUID_FEATURE_WORD */
788 struct {
789 uint32_t eax; /* Input EAX for CPUID */
790 bool needs_ecx; /* CPUID instruction uses ECX as input */
791 uint32_t ecx; /* Input ECX value for CPUID */
792 int reg; /* output register (R_* constant) */
793 } cpuid;
794 /* If type==MSR_FEATURE_WORD */
795 struct {
796 uint32_t index;
797 struct { /*CPUID that enumerate this MSR*/
798 FeatureWord cpuid_class;
799 uint32_t cpuid_flag;
800 } cpuid_dep;
801 } msr;
802 };
803 uint32_t tcg_features; /* Feature flags supported by TCG */
804 uint32_t unmigratable_flags; /* Feature flags known to be unmigratable */
805 uint32_t migratable_flags; /* Feature flags known to be migratable */
806 /* Features that shouldn't be auto-enabled by "-cpu host" */
807 uint32_t no_autoenable_flags;
808 } FeatureWordInfo;
809
810 static FeatureWordInfo feature_word_info[FEATURE_WORDS] = {
811 [FEAT_1_EDX] = {
812 .type = CPUID_FEATURE_WORD,
813 .feat_names = {
814 "fpu", "vme", "de", "pse",
815 "tsc", "msr", "pae", "mce",
816 "cx8", "apic", NULL, "sep",
817 "mtrr", "pge", "mca", "cmov",
818 "pat", "pse36", "pn" /* Intel psn */, "clflush" /* Intel clfsh */,
819 NULL, "ds" /* Intel dts */, "acpi", "mmx",
820 "fxsr", "sse", "sse2", "ss",
821 "ht" /* Intel htt */, "tm", "ia64", "pbe",
822 },
823 .cpuid = {.eax = 1, .reg = R_EDX, },
824 .tcg_features = TCG_FEATURES,
825 },
826 [FEAT_1_ECX] = {
827 .type = CPUID_FEATURE_WORD,
828 .feat_names = {
829 "pni" /* Intel,AMD sse3 */, "pclmulqdq", "dtes64", "monitor",
830 "ds-cpl", "vmx", "smx", "est",
831 "tm2", "ssse3", "cid", NULL,
832 "fma", "cx16", "xtpr", "pdcm",
833 NULL, "pcid", "dca", "sse4.1",
834 "sse4.2", "x2apic", "movbe", "popcnt",
835 "tsc-deadline", "aes", "xsave", NULL /* osxsave */,
836 "avx", "f16c", "rdrand", "hypervisor",
837 },
838 .cpuid = { .eax = 1, .reg = R_ECX, },
839 .tcg_features = TCG_EXT_FEATURES,
840 },
841 /* Feature names that are already defined on feature_name[] but
842 * are set on CPUID[8000_0001].EDX on AMD CPUs don't have their
843 * names on feat_names below. They are copied automatically
844 * to features[FEAT_8000_0001_EDX] if and only if CPU vendor is AMD.
845 */
846 [FEAT_8000_0001_EDX] = {
847 .type = CPUID_FEATURE_WORD,
848 .feat_names = {
849 NULL /* fpu */, NULL /* vme */, NULL /* de */, NULL /* pse */,
850 NULL /* tsc */, NULL /* msr */, NULL /* pae */, NULL /* mce */,
851 NULL /* cx8 */, NULL /* apic */, NULL, "syscall",
852 NULL /* mtrr */, NULL /* pge */, NULL /* mca */, NULL /* cmov */,
853 NULL /* pat */, NULL /* pse36 */, NULL, NULL /* Linux mp */,
854 "nx", NULL, "mmxext", NULL /* mmx */,
855 NULL /* fxsr */, "fxsr-opt", "pdpe1gb", "rdtscp",
856 NULL, "lm", "3dnowext", "3dnow",
857 },
858 .cpuid = { .eax = 0x80000001, .reg = R_EDX, },
859 .tcg_features = TCG_EXT2_FEATURES,
860 },
861 [FEAT_8000_0001_ECX] = {
862 .type = CPUID_FEATURE_WORD,
863 .feat_names = {
864 "lahf-lm", "cmp-legacy", "svm", "extapic",
865 "cr8legacy", "abm", "sse4a", "misalignsse",
866 "3dnowprefetch", "osvw", "ibs", "xop",
867 "skinit", "wdt", NULL, "lwp",
868 "fma4", "tce", NULL, "nodeid-msr",
869 NULL, "tbm", "topoext", "perfctr-core",
870 "perfctr-nb", NULL, NULL, NULL,
871 NULL, NULL, NULL, NULL,
872 },
873 .cpuid = { .eax = 0x80000001, .reg = R_ECX, },
874 .tcg_features = TCG_EXT3_FEATURES,
875 /*
876 * TOPOEXT is always allowed but can't be enabled blindly by
877 * "-cpu host", as it requires consistent cache topology info
878 * to be provided so it doesn't confuse guests.
879 */
880 .no_autoenable_flags = CPUID_EXT3_TOPOEXT,
881 },
882 [FEAT_C000_0001_EDX] = {
883 .type = CPUID_FEATURE_WORD,
884 .feat_names = {
885 NULL, NULL, "xstore", "xstore-en",
886 NULL, NULL, "xcrypt", "xcrypt-en",
887 "ace2", "ace2-en", "phe", "phe-en",
888 "pmm", "pmm-en", NULL, NULL,
889 NULL, NULL, NULL, NULL,
890 NULL, NULL, NULL, NULL,
891 NULL, NULL, NULL, NULL,
892 NULL, NULL, NULL, NULL,
893 },
894 .cpuid = { .eax = 0xC0000001, .reg = R_EDX, },
895 .tcg_features = TCG_EXT4_FEATURES,
896 },
897 [FEAT_KVM] = {
898 .type = CPUID_FEATURE_WORD,
899 .feat_names = {
900 "kvmclock", "kvm-nopiodelay", "kvm-mmu", "kvmclock",
901 "kvm-asyncpf", "kvm-steal-time", "kvm-pv-eoi", "kvm-pv-unhalt",
902 NULL, "kvm-pv-tlb-flush", NULL, "kvm-pv-ipi",
903 NULL, NULL, NULL, NULL,
904 NULL, NULL, NULL, NULL,
905 NULL, NULL, NULL, NULL,
906 "kvmclock-stable-bit", NULL, NULL, NULL,
907 NULL, NULL, NULL, NULL,
908 },
909 .cpuid = { .eax = KVM_CPUID_FEATURES, .reg = R_EAX, },
910 .tcg_features = TCG_KVM_FEATURES,
911 },
912 [FEAT_KVM_HINTS] = {
913 .type = CPUID_FEATURE_WORD,
914 .feat_names = {
915 "kvm-hint-dedicated", NULL, NULL, NULL,
916 NULL, NULL, NULL, NULL,
917 NULL, NULL, NULL, NULL,
918 NULL, NULL, NULL, NULL,
919 NULL, NULL, NULL, NULL,
920 NULL, NULL, NULL, NULL,
921 NULL, NULL, NULL, NULL,
922 NULL, NULL, NULL, NULL,
923 },
924 .cpuid = { .eax = KVM_CPUID_FEATURES, .reg = R_EDX, },
925 .tcg_features = TCG_KVM_FEATURES,
926 /*
927 * KVM hints aren't auto-enabled by -cpu host, they need to be
928 * explicitly enabled in the command-line.
929 */
930 .no_autoenable_flags = ~0U,
931 },
932 [FEAT_HYPERV_EAX] = {
933 .type = CPUID_FEATURE_WORD,
934 .feat_names = {
935 NULL /* hv_msr_vp_runtime_access */, NULL /* hv_msr_time_refcount_access */,
936 NULL /* hv_msr_synic_access */, NULL /* hv_msr_stimer_access */,
937 NULL /* hv_msr_apic_access */, NULL /* hv_msr_hypercall_access */,
938 NULL /* hv_vpindex_access */, NULL /* hv_msr_reset_access */,
939 NULL /* hv_msr_stats_access */, NULL /* hv_reftsc_access */,
940 NULL /* hv_msr_idle_access */, NULL /* hv_msr_frequency_access */,
941 NULL /* hv_msr_debug_access */, NULL /* hv_msr_reenlightenment_access */,
942 NULL, NULL,
943 NULL, NULL, NULL, NULL,
944 NULL, NULL, NULL, NULL,
945 NULL, NULL, NULL, NULL,
946 NULL, NULL, NULL, NULL,
947 },
948 .cpuid = { .eax = 0x40000003, .reg = R_EAX, },
949 },
950 [FEAT_HYPERV_EBX] = {
951 .type = CPUID_FEATURE_WORD,
952 .feat_names = {
953 NULL /* hv_create_partitions */, NULL /* hv_access_partition_id */,
954 NULL /* hv_access_memory_pool */, NULL /* hv_adjust_message_buffers */,
955 NULL /* hv_post_messages */, NULL /* hv_signal_events */,
956 NULL /* hv_create_port */, NULL /* hv_connect_port */,
957 NULL /* hv_access_stats */, NULL, NULL, NULL /* hv_debugging */,
958 NULL /* hv_cpu_power_management */, NULL /* hv_configure_profiler */,
959 NULL, NULL,
960 NULL, NULL, NULL, NULL,
961 NULL, NULL, NULL, NULL,
962 NULL, NULL, NULL, NULL,
963 NULL, NULL, NULL, NULL,
964 },
965 .cpuid = { .eax = 0x40000003, .reg = R_EBX, },
966 },
967 [FEAT_HYPERV_EDX] = {
968 .type = CPUID_FEATURE_WORD,
969 .feat_names = {
970 NULL /* hv_mwait */, NULL /* hv_guest_debugging */,
971 NULL /* hv_perf_monitor */, NULL /* hv_cpu_dynamic_part */,
972 NULL /* hv_hypercall_params_xmm */, NULL /* hv_guest_idle_state */,
973 NULL, NULL,
974 NULL, NULL, NULL /* hv_guest_crash_msr */, NULL,
975 NULL, NULL, NULL, NULL,
976 NULL, NULL, NULL, NULL,
977 NULL, NULL, NULL, NULL,
978 NULL, NULL, NULL, NULL,
979 NULL, NULL, NULL, NULL,
980 },
981 .cpuid = { .eax = 0x40000003, .reg = R_EDX, },
982 },
983 [FEAT_SVM] = {
984 .type = CPUID_FEATURE_WORD,
985 .feat_names = {
986 "npt", "lbrv", "svm-lock", "nrip-save",
987 "tsc-scale", "vmcb-clean", "flushbyasid", "decodeassists",
988 NULL, NULL, "pause-filter", NULL,
989 "pfthreshold", NULL, NULL, NULL,
990 NULL, NULL, NULL, NULL,
991 NULL, NULL, NULL, NULL,
992 NULL, NULL, NULL, NULL,
993 NULL, NULL, NULL, NULL,
994 },
995 .cpuid = { .eax = 0x8000000A, .reg = R_EDX, },
996 .tcg_features = TCG_SVM_FEATURES,
997 },
998 [FEAT_7_0_EBX] = {
999 .type = CPUID_FEATURE_WORD,
1000 .feat_names = {
1001 "fsgsbase", "tsc-adjust", NULL, "bmi1",
1002 "hle", "avx2", NULL, "smep",
1003 "bmi2", "erms", "invpcid", "rtm",
1004 NULL, NULL, "mpx", NULL,
1005 "avx512f", "avx512dq", "rdseed", "adx",
1006 "smap", "avx512ifma", "pcommit", "clflushopt",
1007 "clwb", "intel-pt", "avx512pf", "avx512er",
1008 "avx512cd", "sha-ni", "avx512bw", "avx512vl",
1009 },
1010 .cpuid = {
1011 .eax = 7,
1012 .needs_ecx = true, .ecx = 0,
1013 .reg = R_EBX,
1014 },
1015 .tcg_features = TCG_7_0_EBX_FEATURES,
1016 },
1017 [FEAT_7_0_ECX] = {
1018 .type = CPUID_FEATURE_WORD,
1019 .feat_names = {
1020 NULL, "avx512vbmi", "umip", "pku",
1021 NULL /* ospke */, NULL, "avx512vbmi2", NULL,
1022 "gfni", "vaes", "vpclmulqdq", "avx512vnni",
1023 "avx512bitalg", NULL, "avx512-vpopcntdq", NULL,
1024 "la57", NULL, NULL, NULL,
1025 NULL, NULL, "rdpid", NULL,
1026 NULL, "cldemote", NULL, "movdiri",
1027 "movdir64b", NULL, NULL, NULL,
1028 },
1029 .cpuid = {
1030 .eax = 7,
1031 .needs_ecx = true, .ecx = 0,
1032 .reg = R_ECX,
1033 },
1034 .tcg_features = TCG_7_0_ECX_FEATURES,
1035 },
1036 [FEAT_7_0_EDX] = {
1037 .type = CPUID_FEATURE_WORD,
1038 .feat_names = {
1039 NULL, NULL, "avx512-4vnniw", "avx512-4fmaps",
1040 NULL, NULL, NULL, NULL,
1041 NULL, NULL, NULL, NULL,
1042 NULL, NULL, NULL, NULL,
1043 NULL, NULL, "pconfig", NULL,
1044 NULL, NULL, NULL, NULL,
1045 NULL, NULL, "spec-ctrl", "stibp",
1046 NULL, "arch-capabilities", NULL, "ssbd",
1047 },
1048 .cpuid = {
1049 .eax = 7,
1050 .needs_ecx = true, .ecx = 0,
1051 .reg = R_EDX,
1052 },
1053 .tcg_features = TCG_7_0_EDX_FEATURES,
1054 .unmigratable_flags = CPUID_7_0_EDX_ARCH_CAPABILITIES,
1055 },
1056 [FEAT_8000_0007_EDX] = {
1057 .type = CPUID_FEATURE_WORD,
1058 .feat_names = {
1059 NULL, NULL, NULL, NULL,
1060 NULL, NULL, NULL, NULL,
1061 "invtsc", NULL, NULL, NULL,
1062 NULL, NULL, NULL, NULL,
1063 NULL, NULL, NULL, NULL,
1064 NULL, NULL, NULL, NULL,
1065 NULL, NULL, NULL, NULL,
1066 NULL, NULL, NULL, NULL,
1067 },
1068 .cpuid = { .eax = 0x80000007, .reg = R_EDX, },
1069 .tcg_features = TCG_APM_FEATURES,
1070 .unmigratable_flags = CPUID_APM_INVTSC,
1071 },
1072 [FEAT_8000_0008_EBX] = {
1073 .type = CPUID_FEATURE_WORD,
1074 .feat_names = {
1075 NULL, NULL, NULL, NULL,
1076 NULL, NULL, NULL, NULL,
1077 NULL, "wbnoinvd", NULL, NULL,
1078 "ibpb", NULL, NULL, NULL,
1079 NULL, NULL, NULL, NULL,
1080 NULL, NULL, NULL, NULL,
1081 "amd-ssbd", "virt-ssbd", "amd-no-ssb", NULL,
1082 NULL, NULL, NULL, NULL,
1083 },
1084 .cpuid = { .eax = 0x80000008, .reg = R_EBX, },
1085 .tcg_features = 0,
1086 .unmigratable_flags = 0,
1087 },
1088 [FEAT_XSAVE] = {
1089 .type = CPUID_FEATURE_WORD,
1090 .feat_names = {
1091 "xsaveopt", "xsavec", "xgetbv1", "xsaves",
1092 NULL, NULL, NULL, NULL,
1093 NULL, NULL, NULL, NULL,
1094 NULL, NULL, NULL, NULL,
1095 NULL, NULL, NULL, NULL,
1096 NULL, NULL, NULL, NULL,
1097 NULL, NULL, NULL, NULL,
1098 NULL, NULL, NULL, NULL,
1099 },
1100 .cpuid = {
1101 .eax = 0xd,
1102 .needs_ecx = true, .ecx = 1,
1103 .reg = R_EAX,
1104 },
1105 .tcg_features = TCG_XSAVE_FEATURES,
1106 },
1107 [FEAT_6_EAX] = {
1108 .type = CPUID_FEATURE_WORD,
1109 .feat_names = {
1110 NULL, NULL, "arat", NULL,
1111 NULL, NULL, NULL, NULL,
1112 NULL, NULL, NULL, NULL,
1113 NULL, NULL, NULL, NULL,
1114 NULL, NULL, NULL, NULL,
1115 NULL, NULL, NULL, NULL,
1116 NULL, NULL, NULL, NULL,
1117 NULL, NULL, NULL, NULL,
1118 },
1119 .cpuid = { .eax = 6, .reg = R_EAX, },
1120 .tcg_features = TCG_6_EAX_FEATURES,
1121 },
1122 [FEAT_XSAVE_COMP_LO] = {
1123 .type = CPUID_FEATURE_WORD,
1124 .cpuid = {
1125 .eax = 0xD,
1126 .needs_ecx = true, .ecx = 0,
1127 .reg = R_EAX,
1128 },
1129 .tcg_features = ~0U,
1130 .migratable_flags = XSTATE_FP_MASK | XSTATE_SSE_MASK |
1131 XSTATE_YMM_MASK | XSTATE_BNDREGS_MASK | XSTATE_BNDCSR_MASK |
1132 XSTATE_OPMASK_MASK | XSTATE_ZMM_Hi256_MASK | XSTATE_Hi16_ZMM_MASK |
1133 XSTATE_PKRU_MASK,
1134 },
1135 [FEAT_XSAVE_COMP_HI] = {
1136 .type = CPUID_FEATURE_WORD,
1137 .cpuid = {
1138 .eax = 0xD,
1139 .needs_ecx = true, .ecx = 0,
1140 .reg = R_EDX,
1141 },
1142 .tcg_features = ~0U,
1143 },
1144 /*Below are MSR exposed features*/
1145 [FEAT_ARCH_CAPABILITIES] = {
1146 .type = MSR_FEATURE_WORD,
1147 .feat_names = {
1148 "rdctl-no", "ibrs-all", "rsba", "skip-l1dfl-vmentry",
1149 "ssb-no", NULL, NULL, NULL,
1150 NULL, NULL, NULL, NULL,
1151 NULL, NULL, NULL, NULL,
1152 NULL, NULL, NULL, NULL,
1153 NULL, NULL, NULL, NULL,
1154 NULL, NULL, NULL, NULL,
1155 NULL, NULL, NULL, NULL,
1156 },
1157 .msr = {
1158 .index = MSR_IA32_ARCH_CAPABILITIES,
1159 .cpuid_dep = {
1160 FEAT_7_0_EDX,
1161 CPUID_7_0_EDX_ARCH_CAPABILITIES
1162 }
1163 },
1164 },
1165 };
1166
1167 typedef struct X86RegisterInfo32 {
1168 /* Name of register */
1169 const char *name;
1170 /* QAPI enum value register */
1171 X86CPURegister32 qapi_enum;
1172 } X86RegisterInfo32;
1173
1174 #define REGISTER(reg) \
1175 [R_##reg] = { .name = #reg, .qapi_enum = X86_CPU_REGISTER32_##reg }
1176 static const X86RegisterInfo32 x86_reg_info_32[CPU_NB_REGS32] = {
1177 REGISTER(EAX),
1178 REGISTER(ECX),
1179 REGISTER(EDX),
1180 REGISTER(EBX),
1181 REGISTER(ESP),
1182 REGISTER(EBP),
1183 REGISTER(ESI),
1184 REGISTER(EDI),
1185 };
1186 #undef REGISTER
1187
1188 typedef struct ExtSaveArea {
1189 uint32_t feature, bits;
1190 uint32_t offset, size;
1191 } ExtSaveArea;
1192
1193 static const ExtSaveArea x86_ext_save_areas[] = {
1194 [XSTATE_FP_BIT] = {
1195 /* x87 FP state component is always enabled if XSAVE is supported */
1196 .feature = FEAT_1_ECX, .bits = CPUID_EXT_XSAVE,
1197 /* x87 state is in the legacy region of the XSAVE area */
1198 .offset = 0,
1199 .size = sizeof(X86LegacyXSaveArea) + sizeof(X86XSaveHeader),
1200 },
1201 [XSTATE_SSE_BIT] = {
1202 /* SSE state component is always enabled if XSAVE is supported */
1203 .feature = FEAT_1_ECX, .bits = CPUID_EXT_XSAVE,
1204 /* SSE state is in the legacy region of the XSAVE area */
1205 .offset = 0,
1206 .size = sizeof(X86LegacyXSaveArea) + sizeof(X86XSaveHeader),
1207 },
1208 [XSTATE_YMM_BIT] =
1209 { .feature = FEAT_1_ECX, .bits = CPUID_EXT_AVX,
1210 .offset = offsetof(X86XSaveArea, avx_state),
1211 .size = sizeof(XSaveAVX) },
1212 [XSTATE_BNDREGS_BIT] =
1213 { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_MPX,
1214 .offset = offsetof(X86XSaveArea, bndreg_state),
1215 .size = sizeof(XSaveBNDREG) },
1216 [XSTATE_BNDCSR_BIT] =
1217 { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_MPX,
1218 .offset = offsetof(X86XSaveArea, bndcsr_state),
1219 .size = sizeof(XSaveBNDCSR) },
1220 [XSTATE_OPMASK_BIT] =
1221 { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_AVX512F,
1222 .offset = offsetof(X86XSaveArea, opmask_state),
1223 .size = sizeof(XSaveOpmask) },
1224 [XSTATE_ZMM_Hi256_BIT] =
1225 { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_AVX512F,
1226 .offset = offsetof(X86XSaveArea, zmm_hi256_state),
1227 .size = sizeof(XSaveZMM_Hi256) },
1228 [XSTATE_Hi16_ZMM_BIT] =
1229 { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_AVX512F,
1230 .offset = offsetof(X86XSaveArea, hi16_zmm_state),
1231 .size = sizeof(XSaveHi16_ZMM) },
1232 [XSTATE_PKRU_BIT] =
1233 { .feature = FEAT_7_0_ECX, .bits = CPUID_7_0_ECX_PKU,
1234 .offset = offsetof(X86XSaveArea, pkru_state),
1235 .size = sizeof(XSavePKRU) },
1236 };
1237
1238 static uint32_t xsave_area_size(uint64_t mask)
1239 {
1240 int i;
1241 uint64_t ret = 0;
1242
1243 for (i = 0; i < ARRAY_SIZE(x86_ext_save_areas); i++) {
1244 const ExtSaveArea *esa = &x86_ext_save_areas[i];
1245 if ((mask >> i) & 1) {
1246 ret = MAX(ret, esa->offset + esa->size);
1247 }
1248 }
1249 return ret;
1250 }
1251
1252 static inline bool accel_uses_host_cpuid(void)
1253 {
1254 return kvm_enabled() || hvf_enabled();
1255 }
1256
1257 static inline uint64_t x86_cpu_xsave_components(X86CPU *cpu)
1258 {
1259 return ((uint64_t)cpu->env.features[FEAT_XSAVE_COMP_HI]) << 32 |
1260 cpu->env.features[FEAT_XSAVE_COMP_LO];
1261 }
1262
1263 const char *get_register_name_32(unsigned int reg)
1264 {
1265 if (reg >= CPU_NB_REGS32) {
1266 return NULL;
1267 }
1268 return x86_reg_info_32[reg].name;
1269 }
1270
1271 /*
1272 * Returns the set of feature flags that are supported and migratable by
1273 * QEMU, for a given FeatureWord.
1274 */
1275 static uint32_t x86_cpu_get_migratable_flags(FeatureWord w)
1276 {
1277 FeatureWordInfo *wi = &feature_word_info[w];
1278 uint32_t r = 0;
1279 int i;
1280
1281 for (i = 0; i < 32; i++) {
1282 uint32_t f = 1U << i;
1283
1284 /* If the feature name is known, it is implicitly considered migratable,
1285 * unless it is explicitly set in unmigratable_flags */
1286 if ((wi->migratable_flags & f) ||
1287 (wi->feat_names[i] && !(wi->unmigratable_flags & f))) {
1288 r |= f;
1289 }
1290 }
1291 return r;
1292 }
1293
1294 void host_cpuid(uint32_t function, uint32_t count,
1295 uint32_t *eax, uint32_t *ebx, uint32_t *ecx, uint32_t *edx)
1296 {
1297 uint32_t vec[4];
1298
1299 #ifdef __x86_64__
1300 asm volatile("cpuid"
1301 : "=a"(vec[0]), "=b"(vec[1]),
1302 "=c"(vec[2]), "=d"(vec[3])
1303 : "0"(function), "c"(count) : "cc");
1304 #elif defined(__i386__)
1305 asm volatile("pusha \n\t"
1306 "cpuid \n\t"
1307 "mov %%eax, 0(%2) \n\t"
1308 "mov %%ebx, 4(%2) \n\t"
1309 "mov %%ecx, 8(%2) \n\t"
1310 "mov %%edx, 12(%2) \n\t"
1311 "popa"
1312 : : "a"(function), "c"(count), "S"(vec)
1313 : "memory", "cc");
1314 #else
1315 abort();
1316 #endif
1317
1318 if (eax)
1319 *eax = vec[0];
1320 if (ebx)
1321 *ebx = vec[1];
1322 if (ecx)
1323 *ecx = vec[2];
1324 if (edx)
1325 *edx = vec[3];
1326 }
1327
1328 void host_vendor_fms(char *vendor, int *family, int *model, int *stepping)
1329 {
1330 uint32_t eax, ebx, ecx, edx;
1331
1332 host_cpuid(0x0, 0, &eax, &ebx, &ecx, &edx);
1333 x86_cpu_vendor_words2str(vendor, ebx, edx, ecx);
1334
1335 host_cpuid(0x1, 0, &eax, &ebx, &ecx, &edx);
1336 if (family) {
1337 *family = ((eax >> 8) & 0x0F) + ((eax >> 20) & 0xFF);
1338 }
1339 if (model) {
1340 *model = ((eax >> 4) & 0x0F) | ((eax & 0xF0000) >> 12);
1341 }
1342 if (stepping) {
1343 *stepping = eax & 0x0F;
1344 }
1345 }
1346
1347 /* CPU class name definitions: */
1348
1349 /* Return type name for a given CPU model name
1350 * Caller is responsible for freeing the returned string.
1351 */
1352 static char *x86_cpu_type_name(const char *model_name)
1353 {
1354 return g_strdup_printf(X86_CPU_TYPE_NAME("%s"), model_name);
1355 }
1356
1357 static ObjectClass *x86_cpu_class_by_name(const char *cpu_model)
1358 {
1359 ObjectClass *oc;
1360 char *typename = x86_cpu_type_name(cpu_model);
1361 oc = object_class_by_name(typename);
1362 g_free(typename);
1363 return oc;
1364 }
1365
1366 static char *x86_cpu_class_get_model_name(X86CPUClass *cc)
1367 {
1368 const char *class_name = object_class_get_name(OBJECT_CLASS(cc));
1369 assert(g_str_has_suffix(class_name, X86_CPU_TYPE_SUFFIX));
1370 return g_strndup(class_name,
1371 strlen(class_name) - strlen(X86_CPU_TYPE_SUFFIX));
1372 }
1373
1374 struct X86CPUDefinition {
1375 const char *name;
1376 uint32_t level;
1377 uint32_t xlevel;
1378 /* vendor is zero-terminated, 12 character ASCII string */
1379 char vendor[CPUID_VENDOR_SZ + 1];
1380 int family;
1381 int model;
1382 int stepping;
1383 FeatureWordArray features;
1384 const char *model_id;
1385 CPUCaches *cache_info;
1386 };
1387
1388 static CPUCaches epyc_cache_info = {
1389 .l1d_cache = &(CPUCacheInfo) {
1390 .type = DATA_CACHE,
1391 .level = 1,
1392 .size = 32 * KiB,
1393 .line_size = 64,
1394 .associativity = 8,
1395 .partitions = 1,
1396 .sets = 64,
1397 .lines_per_tag = 1,
1398 .self_init = 1,
1399 .no_invd_sharing = true,
1400 },
1401 .l1i_cache = &(CPUCacheInfo) {
1402 .type = INSTRUCTION_CACHE,
1403 .level = 1,
1404 .size = 64 * KiB,
1405 .line_size = 64,
1406 .associativity = 4,
1407 .partitions = 1,
1408 .sets = 256,
1409 .lines_per_tag = 1,
1410 .self_init = 1,
1411 .no_invd_sharing = true,
1412 },
1413 .l2_cache = &(CPUCacheInfo) {
1414 .type = UNIFIED_CACHE,
1415 .level = 2,
1416 .size = 512 * KiB,
1417 .line_size = 64,
1418 .associativity = 8,
1419 .partitions = 1,
1420 .sets = 1024,
1421 .lines_per_tag = 1,
1422 },
1423 .l3_cache = &(CPUCacheInfo) {
1424 .type = UNIFIED_CACHE,
1425 .level = 3,
1426 .size = 8 * MiB,
1427 .line_size = 64,
1428 .associativity = 16,
1429 .partitions = 1,
1430 .sets = 8192,
1431 .lines_per_tag = 1,
1432 .self_init = true,
1433 .inclusive = true,
1434 .complex_indexing = true,
1435 },
1436 };
1437
1438 static X86CPUDefinition builtin_x86_defs[] = {
1439 {
1440 .name = "qemu64",
1441 .level = 0xd,
1442 .vendor = CPUID_VENDOR_AMD,
1443 .family = 6,
1444 .model = 6,
1445 .stepping = 3,
1446 .features[FEAT_1_EDX] =
1447 PPRO_FEATURES |
1448 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
1449 CPUID_PSE36,
1450 .features[FEAT_1_ECX] =
1451 CPUID_EXT_SSE3 | CPUID_EXT_CX16,
1452 .features[FEAT_8000_0001_EDX] =
1453 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
1454 .features[FEAT_8000_0001_ECX] =
1455 CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM,
1456 .xlevel = 0x8000000A,
1457 .model_id = "QEMU Virtual CPU version " QEMU_HW_VERSION,
1458 },
1459 {
1460 .name = "phenom",
1461 .level = 5,
1462 .vendor = CPUID_VENDOR_AMD,
1463 .family = 16,
1464 .model = 2,
1465 .stepping = 3,
1466 /* Missing: CPUID_HT */
1467 .features[FEAT_1_EDX] =
1468 PPRO_FEATURES |
1469 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
1470 CPUID_PSE36 | CPUID_VME,
1471 .features[FEAT_1_ECX] =
1472 CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_CX16 |
1473 CPUID_EXT_POPCNT,
1474 .features[FEAT_8000_0001_EDX] =
1475 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX |
1476 CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT | CPUID_EXT2_MMXEXT |
1477 CPUID_EXT2_FFXSR | CPUID_EXT2_PDPE1GB | CPUID_EXT2_RDTSCP,
1478 /* Missing: CPUID_EXT3_CMP_LEG, CPUID_EXT3_EXTAPIC,
1479 CPUID_EXT3_CR8LEG,
1480 CPUID_EXT3_MISALIGNSSE, CPUID_EXT3_3DNOWPREFETCH,
1481 CPUID_EXT3_OSVW, CPUID_EXT3_IBS */
1482 .features[FEAT_8000_0001_ECX] =
1483 CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM |
1484 CPUID_EXT3_ABM | CPUID_EXT3_SSE4A,
1485 /* Missing: CPUID_SVM_LBRV */
1486 .features[FEAT_SVM] =
1487 CPUID_SVM_NPT,
1488 .xlevel = 0x8000001A,
1489 .model_id = "AMD Phenom(tm) 9550 Quad-Core Processor"
1490 },
1491 {
1492 .name = "core2duo",
1493 .level = 10,
1494 .vendor = CPUID_VENDOR_INTEL,
1495 .family = 6,
1496 .model = 15,
1497 .stepping = 11,
1498 /* Missing: CPUID_DTS, CPUID_HT, CPUID_TM, CPUID_PBE */
1499 .features[FEAT_1_EDX] =
1500 PPRO_FEATURES |
1501 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
1502 CPUID_PSE36 | CPUID_VME | CPUID_ACPI | CPUID_SS,
1503 /* Missing: CPUID_EXT_DTES64, CPUID_EXT_DSCPL, CPUID_EXT_EST,
1504 * CPUID_EXT_TM2, CPUID_EXT_XTPR, CPUID_EXT_PDCM, CPUID_EXT_VMX */
1505 .features[FEAT_1_ECX] =
1506 CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 |
1507 CPUID_EXT_CX16,
1508 .features[FEAT_8000_0001_EDX] =
1509 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
1510 .features[FEAT_8000_0001_ECX] =
1511 CPUID_EXT3_LAHF_LM,
1512 .xlevel = 0x80000008,
1513 .model_id = "Intel(R) Core(TM)2 Duo CPU T7700 @ 2.40GHz",
1514 },
1515 {
1516 .name = "kvm64",
1517 .level = 0xd,
1518 .vendor = CPUID_VENDOR_INTEL,
1519 .family = 15,
1520 .model = 6,
1521 .stepping = 1,
1522 /* Missing: CPUID_HT */
1523 .features[FEAT_1_EDX] =
1524 PPRO_FEATURES | CPUID_VME |
1525 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
1526 CPUID_PSE36,
1527 /* Missing: CPUID_EXT_POPCNT, CPUID_EXT_MONITOR */
1528 .features[FEAT_1_ECX] =
1529 CPUID_EXT_SSE3 | CPUID_EXT_CX16,
1530 /* Missing: CPUID_EXT2_PDPE1GB, CPUID_EXT2_RDTSCP */
1531 .features[FEAT_8000_0001_EDX] =
1532 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
1533 /* Missing: CPUID_EXT3_LAHF_LM, CPUID_EXT3_CMP_LEG, CPUID_EXT3_EXTAPIC,
1534 CPUID_EXT3_CR8LEG, CPUID_EXT3_ABM, CPUID_EXT3_SSE4A,
1535 CPUID_EXT3_MISALIGNSSE, CPUID_EXT3_3DNOWPREFETCH,
1536 CPUID_EXT3_OSVW, CPUID_EXT3_IBS, CPUID_EXT3_SVM */
1537 .features[FEAT_8000_0001_ECX] =
1538 0,
1539 .xlevel = 0x80000008,
1540 .model_id = "Common KVM processor"
1541 },
1542 {
1543 .name = "qemu32",
1544 .level = 4,
1545 .vendor = CPUID_VENDOR_INTEL,
1546 .family = 6,
1547 .model = 6,
1548 .stepping = 3,
1549 .features[FEAT_1_EDX] =
1550 PPRO_FEATURES,
1551 .features[FEAT_1_ECX] =
1552 CPUID_EXT_SSE3,
1553 .xlevel = 0x80000004,
1554 .model_id = "QEMU Virtual CPU version " QEMU_HW_VERSION,
1555 },
1556 {
1557 .name = "kvm32",
1558 .level = 5,
1559 .vendor = CPUID_VENDOR_INTEL,
1560 .family = 15,
1561 .model = 6,
1562 .stepping = 1,
1563 .features[FEAT_1_EDX] =
1564 PPRO_FEATURES | CPUID_VME |
1565 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_PSE36,
1566 .features[FEAT_1_ECX] =
1567 CPUID_EXT_SSE3,
1568 .features[FEAT_8000_0001_ECX] =
1569 0,
1570 .xlevel = 0x80000008,
1571 .model_id = "Common 32-bit KVM processor"
1572 },
1573 {
1574 .name = "coreduo",
1575 .level = 10,
1576 .vendor = CPUID_VENDOR_INTEL,
1577 .family = 6,
1578 .model = 14,
1579 .stepping = 8,
1580 /* Missing: CPUID_DTS, CPUID_HT, CPUID_TM, CPUID_PBE */
1581 .features[FEAT_1_EDX] =
1582 PPRO_FEATURES | CPUID_VME |
1583 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_ACPI |
1584 CPUID_SS,
1585 /* Missing: CPUID_EXT_EST, CPUID_EXT_TM2 , CPUID_EXT_XTPR,
1586 * CPUID_EXT_PDCM, CPUID_EXT_VMX */
1587 .features[FEAT_1_ECX] =
1588 CPUID_EXT_SSE3 | CPUID_EXT_MONITOR,
1589 .features[FEAT_8000_0001_EDX] =
1590 CPUID_EXT2_NX,
1591 .xlevel = 0x80000008,
1592 .model_id = "Genuine Intel(R) CPU T2600 @ 2.16GHz",
1593 },
1594 {
1595 .name = "486",
1596 .level = 1,
1597 .vendor = CPUID_VENDOR_INTEL,
1598 .family = 4,
1599 .model = 8,
1600 .stepping = 0,
1601 .features[FEAT_1_EDX] =
1602 I486_FEATURES,
1603 .xlevel = 0,
1604 .model_id = "",
1605 },
1606 {
1607 .name = "pentium",
1608 .level = 1,
1609 .vendor = CPUID_VENDOR_INTEL,
1610 .family = 5,
1611 .model = 4,
1612 .stepping = 3,
1613 .features[FEAT_1_EDX] =
1614 PENTIUM_FEATURES,
1615 .xlevel = 0,
1616 .model_id = "",
1617 },
1618 {
1619 .name = "pentium2",
1620 .level = 2,
1621 .vendor = CPUID_VENDOR_INTEL,
1622 .family = 6,
1623 .model = 5,
1624 .stepping = 2,
1625 .features[FEAT_1_EDX] =
1626 PENTIUM2_FEATURES,
1627 .xlevel = 0,
1628 .model_id = "",
1629 },
1630 {
1631 .name = "pentium3",
1632 .level = 3,
1633 .vendor = CPUID_VENDOR_INTEL,
1634 .family = 6,
1635 .model = 7,
1636 .stepping = 3,
1637 .features[FEAT_1_EDX] =
1638 PENTIUM3_FEATURES,
1639 .xlevel = 0,
1640 .model_id = "",
1641 },
1642 {
1643 .name = "athlon",
1644 .level = 2,
1645 .vendor = CPUID_VENDOR_AMD,
1646 .family = 6,
1647 .model = 2,
1648 .stepping = 3,
1649 .features[FEAT_1_EDX] =
1650 PPRO_FEATURES | CPUID_PSE36 | CPUID_VME | CPUID_MTRR |
1651 CPUID_MCA,
1652 .features[FEAT_8000_0001_EDX] =
1653 CPUID_EXT2_MMXEXT | CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT,
1654 .xlevel = 0x80000008,
1655 .model_id = "QEMU Virtual CPU version " QEMU_HW_VERSION,
1656 },
1657 {
1658 .name = "n270",
1659 .level = 10,
1660 .vendor = CPUID_VENDOR_INTEL,
1661 .family = 6,
1662 .model = 28,
1663 .stepping = 2,
1664 /* Missing: CPUID_DTS, CPUID_HT, CPUID_TM, CPUID_PBE */
1665 .features[FEAT_1_EDX] =
1666 PPRO_FEATURES |
1667 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_VME |
1668 CPUID_ACPI | CPUID_SS,
1669 /* Some CPUs got no CPUID_SEP */
1670 /* Missing: CPUID_EXT_DSCPL, CPUID_EXT_EST, CPUID_EXT_TM2,
1671 * CPUID_EXT_XTPR */
1672 .features[FEAT_1_ECX] =
1673 CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 |
1674 CPUID_EXT_MOVBE,
1675 .features[FEAT_8000_0001_EDX] =
1676 CPUID_EXT2_NX,
1677 .features[FEAT_8000_0001_ECX] =
1678 CPUID_EXT3_LAHF_LM,
1679 .xlevel = 0x80000008,
1680 .model_id = "Intel(R) Atom(TM) CPU N270 @ 1.60GHz",
1681 },
1682 {
1683 .name = "Conroe",
1684 .level = 10,
1685 .vendor = CPUID_VENDOR_INTEL,
1686 .family = 6,
1687 .model = 15,
1688 .stepping = 3,
1689 .features[FEAT_1_EDX] =
1690 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1691 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1692 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1693 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1694 CPUID_DE | CPUID_FP87,
1695 .features[FEAT_1_ECX] =
1696 CPUID_EXT_SSSE3 | CPUID_EXT_SSE3,
1697 .features[FEAT_8000_0001_EDX] =
1698 CPUID_EXT2_LM | CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
1699 .features[FEAT_8000_0001_ECX] =
1700 CPUID_EXT3_LAHF_LM,
1701 .xlevel = 0x80000008,
1702 .model_id = "Intel Celeron_4x0 (Conroe/Merom Class Core 2)",
1703 },
1704 {
1705 .name = "Penryn",
1706 .level = 10,
1707 .vendor = CPUID_VENDOR_INTEL,
1708 .family = 6,
1709 .model = 23,
1710 .stepping = 3,
1711 .features[FEAT_1_EDX] =
1712 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1713 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1714 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1715 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1716 CPUID_DE | CPUID_FP87,
1717 .features[FEAT_1_ECX] =
1718 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1719 CPUID_EXT_SSE3,
1720 .features[FEAT_8000_0001_EDX] =
1721 CPUID_EXT2_LM | CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
1722 .features[FEAT_8000_0001_ECX] =
1723 CPUID_EXT3_LAHF_LM,
1724 .xlevel = 0x80000008,
1725 .model_id = "Intel Core 2 Duo P9xxx (Penryn Class Core 2)",
1726 },
1727 {
1728 .name = "Nehalem",
1729 .level = 11,
1730 .vendor = CPUID_VENDOR_INTEL,
1731 .family = 6,
1732 .model = 26,
1733 .stepping = 3,
1734 .features[FEAT_1_EDX] =
1735 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1736 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1737 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1738 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1739 CPUID_DE | CPUID_FP87,
1740 .features[FEAT_1_ECX] =
1741 CPUID_EXT_POPCNT | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
1742 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_SSE3,
1743 .features[FEAT_8000_0001_EDX] =
1744 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
1745 .features[FEAT_8000_0001_ECX] =
1746 CPUID_EXT3_LAHF_LM,
1747 .xlevel = 0x80000008,
1748 .model_id = "Intel Core i7 9xx (Nehalem Class Core i7)",
1749 },
1750 {
1751 .name = "Nehalem-IBRS",
1752 .level = 11,
1753 .vendor = CPUID_VENDOR_INTEL,
1754 .family = 6,
1755 .model = 26,
1756 .stepping = 3,
1757 .features[FEAT_1_EDX] =
1758 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1759 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1760 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1761 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1762 CPUID_DE | CPUID_FP87,
1763 .features[FEAT_1_ECX] =
1764 CPUID_EXT_POPCNT | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
1765 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_SSE3,
1766 .features[FEAT_7_0_EDX] =
1767 CPUID_7_0_EDX_SPEC_CTRL,
1768 .features[FEAT_8000_0001_EDX] =
1769 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
1770 .features[FEAT_8000_0001_ECX] =
1771 CPUID_EXT3_LAHF_LM,
1772 .xlevel = 0x80000008,
1773 .model_id = "Intel Core i7 9xx (Nehalem Core i7, IBRS update)",
1774 },
1775 {
1776 .name = "Westmere",
1777 .level = 11,
1778 .vendor = CPUID_VENDOR_INTEL,
1779 .family = 6,
1780 .model = 44,
1781 .stepping = 1,
1782 .features[FEAT_1_EDX] =
1783 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1784 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1785 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1786 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1787 CPUID_DE | CPUID_FP87,
1788 .features[FEAT_1_ECX] =
1789 CPUID_EXT_AES | CPUID_EXT_POPCNT | CPUID_EXT_SSE42 |
1790 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1791 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3,
1792 .features[FEAT_8000_0001_EDX] =
1793 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
1794 .features[FEAT_8000_0001_ECX] =
1795 CPUID_EXT3_LAHF_LM,
1796 .features[FEAT_6_EAX] =
1797 CPUID_6_EAX_ARAT,
1798 .xlevel = 0x80000008,
1799 .model_id = "Westmere E56xx/L56xx/X56xx (Nehalem-C)",
1800 },
1801 {
1802 .name = "Westmere-IBRS",
1803 .level = 11,
1804 .vendor = CPUID_VENDOR_INTEL,
1805 .family = 6,
1806 .model = 44,
1807 .stepping = 1,
1808 .features[FEAT_1_EDX] =
1809 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1810 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1811 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1812 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1813 CPUID_DE | CPUID_FP87,
1814 .features[FEAT_1_ECX] =
1815 CPUID_EXT_AES | CPUID_EXT_POPCNT | CPUID_EXT_SSE42 |
1816 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1817 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3,
1818 .features[FEAT_8000_0001_EDX] =
1819 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
1820 .features[FEAT_8000_0001_ECX] =
1821 CPUID_EXT3_LAHF_LM,
1822 .features[FEAT_7_0_EDX] =
1823 CPUID_7_0_EDX_SPEC_CTRL,
1824 .features[FEAT_6_EAX] =
1825 CPUID_6_EAX_ARAT,
1826 .xlevel = 0x80000008,
1827 .model_id = "Westmere E56xx/L56xx/X56xx (IBRS update)",
1828 },
1829 {
1830 .name = "SandyBridge",
1831 .level = 0xd,
1832 .vendor = CPUID_VENDOR_INTEL,
1833 .family = 6,
1834 .model = 42,
1835 .stepping = 1,
1836 .features[FEAT_1_EDX] =
1837 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1838 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1839 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1840 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1841 CPUID_DE | CPUID_FP87,
1842 .features[FEAT_1_ECX] =
1843 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1844 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_POPCNT |
1845 CPUID_EXT_X2APIC | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
1846 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ |
1847 CPUID_EXT_SSE3,
1848 .features[FEAT_8000_0001_EDX] =
1849 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1850 CPUID_EXT2_SYSCALL,
1851 .features[FEAT_8000_0001_ECX] =
1852 CPUID_EXT3_LAHF_LM,
1853 .features[FEAT_XSAVE] =
1854 CPUID_XSAVE_XSAVEOPT,
1855 .features[FEAT_6_EAX] =
1856 CPUID_6_EAX_ARAT,
1857 .xlevel = 0x80000008,
1858 .model_id = "Intel Xeon E312xx (Sandy Bridge)",
1859 },
1860 {
1861 .name = "SandyBridge-IBRS",
1862 .level = 0xd,
1863 .vendor = CPUID_VENDOR_INTEL,
1864 .family = 6,
1865 .model = 42,
1866 .stepping = 1,
1867 .features[FEAT_1_EDX] =
1868 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1869 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1870 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1871 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1872 CPUID_DE | CPUID_FP87,
1873 .features[FEAT_1_ECX] =
1874 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1875 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_POPCNT |
1876 CPUID_EXT_X2APIC | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
1877 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ |
1878 CPUID_EXT_SSE3,
1879 .features[FEAT_8000_0001_EDX] =
1880 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1881 CPUID_EXT2_SYSCALL,
1882 .features[FEAT_8000_0001_ECX] =
1883 CPUID_EXT3_LAHF_LM,
1884 .features[FEAT_7_0_EDX] =
1885 CPUID_7_0_EDX_SPEC_CTRL,
1886 .features[FEAT_XSAVE] =
1887 CPUID_XSAVE_XSAVEOPT,
1888 .features[FEAT_6_EAX] =
1889 CPUID_6_EAX_ARAT,
1890 .xlevel = 0x80000008,
1891 .model_id = "Intel Xeon E312xx (Sandy Bridge, IBRS update)",
1892 },
1893 {
1894 .name = "IvyBridge",
1895 .level = 0xd,
1896 .vendor = CPUID_VENDOR_INTEL,
1897 .family = 6,
1898 .model = 58,
1899 .stepping = 9,
1900 .features[FEAT_1_EDX] =
1901 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1902 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1903 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1904 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1905 CPUID_DE | CPUID_FP87,
1906 .features[FEAT_1_ECX] =
1907 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1908 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_POPCNT |
1909 CPUID_EXT_X2APIC | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
1910 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ |
1911 CPUID_EXT_SSE3 | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
1912 .features[FEAT_7_0_EBX] =
1913 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_SMEP |
1914 CPUID_7_0_EBX_ERMS,
1915 .features[FEAT_8000_0001_EDX] =
1916 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1917 CPUID_EXT2_SYSCALL,
1918 .features[FEAT_8000_0001_ECX] =
1919 CPUID_EXT3_LAHF_LM,
1920 .features[FEAT_XSAVE] =
1921 CPUID_XSAVE_XSAVEOPT,
1922 .features[FEAT_6_EAX] =
1923 CPUID_6_EAX_ARAT,
1924 .xlevel = 0x80000008,
1925 .model_id = "Intel Xeon E3-12xx v2 (Ivy Bridge)",
1926 },
1927 {
1928 .name = "IvyBridge-IBRS",
1929 .level = 0xd,
1930 .vendor = CPUID_VENDOR_INTEL,
1931 .family = 6,
1932 .model = 58,
1933 .stepping = 9,
1934 .features[FEAT_1_EDX] =
1935 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1936 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1937 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1938 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1939 CPUID_DE | CPUID_FP87,
1940 .features[FEAT_1_ECX] =
1941 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1942 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_POPCNT |
1943 CPUID_EXT_X2APIC | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
1944 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ |
1945 CPUID_EXT_SSE3 | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
1946 .features[FEAT_7_0_EBX] =
1947 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_SMEP |
1948 CPUID_7_0_EBX_ERMS,
1949 .features[FEAT_8000_0001_EDX] =
1950 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1951 CPUID_EXT2_SYSCALL,
1952 .features[FEAT_8000_0001_ECX] =
1953 CPUID_EXT3_LAHF_LM,
1954 .features[FEAT_7_0_EDX] =
1955 CPUID_7_0_EDX_SPEC_CTRL,
1956 .features[FEAT_XSAVE] =
1957 CPUID_XSAVE_XSAVEOPT,
1958 .features[FEAT_6_EAX] =
1959 CPUID_6_EAX_ARAT,
1960 .xlevel = 0x80000008,
1961 .model_id = "Intel Xeon E3-12xx v2 (Ivy Bridge, IBRS)",
1962 },
1963 {
1964 .name = "Haswell-noTSX",
1965 .level = 0xd,
1966 .vendor = CPUID_VENDOR_INTEL,
1967 .family = 6,
1968 .model = 60,
1969 .stepping = 1,
1970 .features[FEAT_1_EDX] =
1971 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1972 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1973 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1974 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1975 CPUID_DE | CPUID_FP87,
1976 .features[FEAT_1_ECX] =
1977 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1978 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
1979 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1980 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
1981 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
1982 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
1983 .features[FEAT_8000_0001_EDX] =
1984 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1985 CPUID_EXT2_SYSCALL,
1986 .features[FEAT_8000_0001_ECX] =
1987 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM,
1988 .features[FEAT_7_0_EBX] =
1989 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
1990 CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
1991 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID,
1992 .features[FEAT_XSAVE] =
1993 CPUID_XSAVE_XSAVEOPT,
1994 .features[FEAT_6_EAX] =
1995 CPUID_6_EAX_ARAT,
1996 .xlevel = 0x80000008,
1997 .model_id = "Intel Core Processor (Haswell, no TSX)",
1998 },
1999 {
2000 .name = "Haswell-noTSX-IBRS",
2001 .level = 0xd,
2002 .vendor = CPUID_VENDOR_INTEL,
2003 .family = 6,
2004 .model = 60,
2005 .stepping = 1,
2006 .features[FEAT_1_EDX] =
2007 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2008 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2009 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2010 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2011 CPUID_DE | CPUID_FP87,
2012 .features[FEAT_1_ECX] =
2013 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2014 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2015 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2016 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2017 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2018 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2019 .features[FEAT_8000_0001_EDX] =
2020 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
2021 CPUID_EXT2_SYSCALL,
2022 .features[FEAT_8000_0001_ECX] =
2023 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM,
2024 .features[FEAT_7_0_EDX] =
2025 CPUID_7_0_EDX_SPEC_CTRL,
2026 .features[FEAT_7_0_EBX] =
2027 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2028 CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2029 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID,
2030 .features[FEAT_XSAVE] =
2031 CPUID_XSAVE_XSAVEOPT,
2032 .features[FEAT_6_EAX] =
2033 CPUID_6_EAX_ARAT,
2034 .xlevel = 0x80000008,
2035 .model_id = "Intel Core Processor (Haswell, no TSX, IBRS)",
2036 },
2037 {
2038 .name = "Haswell",
2039 .level = 0xd,
2040 .vendor = CPUID_VENDOR_INTEL,
2041 .family = 6,
2042 .model = 60,
2043 .stepping = 4,
2044 .features[FEAT_1_EDX] =
2045 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2046 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2047 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2048 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2049 CPUID_DE | CPUID_FP87,
2050 .features[FEAT_1_ECX] =
2051 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2052 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2053 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2054 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2055 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2056 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2057 .features[FEAT_8000_0001_EDX] =
2058 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
2059 CPUID_EXT2_SYSCALL,
2060 .features[FEAT_8000_0001_ECX] =
2061 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM,
2062 .features[FEAT_7_0_EBX] =
2063 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2064 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2065 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
2066 CPUID_7_0_EBX_RTM,
2067 .features[FEAT_XSAVE] =
2068 CPUID_XSAVE_XSAVEOPT,
2069 .features[FEAT_6_EAX] =
2070 CPUID_6_EAX_ARAT,
2071 .xlevel = 0x80000008,
2072 .model_id = "Intel Core Processor (Haswell)",
2073 },
2074 {
2075 .name = "Haswell-IBRS",
2076 .level = 0xd,
2077 .vendor = CPUID_VENDOR_INTEL,
2078 .family = 6,
2079 .model = 60,
2080 .stepping = 4,
2081 .features[FEAT_1_EDX] =
2082 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2083 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2084 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2085 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2086 CPUID_DE | CPUID_FP87,
2087 .features[FEAT_1_ECX] =
2088 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2089 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2090 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2091 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2092 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2093 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2094 .features[FEAT_8000_0001_EDX] =
2095 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
2096 CPUID_EXT2_SYSCALL,
2097 .features[FEAT_8000_0001_ECX] =
2098 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM,
2099 .features[FEAT_7_0_EDX] =
2100 CPUID_7_0_EDX_SPEC_CTRL,
2101 .features[FEAT_7_0_EBX] =
2102 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2103 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2104 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
2105 CPUID_7_0_EBX_RTM,
2106 .features[FEAT_XSAVE] =
2107 CPUID_XSAVE_XSAVEOPT,
2108 .features[FEAT_6_EAX] =
2109 CPUID_6_EAX_ARAT,
2110 .xlevel = 0x80000008,
2111 .model_id = "Intel Core Processor (Haswell, IBRS)",
2112 },
2113 {
2114 .name = "Broadwell-noTSX",
2115 .level = 0xd,
2116 .vendor = CPUID_VENDOR_INTEL,
2117 .family = 6,
2118 .model = 61,
2119 .stepping = 2,
2120 .features[FEAT_1_EDX] =
2121 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2122 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2123 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2124 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2125 CPUID_DE | CPUID_FP87,
2126 .features[FEAT_1_ECX] =
2127 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2128 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2129 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2130 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2131 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2132 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2133 .features[FEAT_8000_0001_EDX] =
2134 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
2135 CPUID_EXT2_SYSCALL,
2136 .features[FEAT_8000_0001_ECX] =
2137 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
2138 .features[FEAT_7_0_EBX] =
2139 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2140 CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2141 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
2142 CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
2143 CPUID_7_0_EBX_SMAP,
2144 .features[FEAT_XSAVE] =
2145 CPUID_XSAVE_XSAVEOPT,
2146 .features[FEAT_6_EAX] =
2147 CPUID_6_EAX_ARAT,
2148 .xlevel = 0x80000008,
2149 .model_id = "Intel Core Processor (Broadwell, no TSX)",
2150 },
2151 {
2152 .name = "Broadwell-noTSX-IBRS",
2153 .level = 0xd,
2154 .vendor = CPUID_VENDOR_INTEL,
2155 .family = 6,
2156 .model = 61,
2157 .stepping = 2,
2158 .features[FEAT_1_EDX] =
2159 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2160 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2161 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2162 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2163 CPUID_DE | CPUID_FP87,
2164 .features[FEAT_1_ECX] =
2165 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2166 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2167 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2168 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2169 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2170 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2171 .features[FEAT_8000_0001_EDX] =
2172 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
2173 CPUID_EXT2_SYSCALL,
2174 .features[FEAT_8000_0001_ECX] =
2175 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
2176 .features[FEAT_7_0_EDX] =
2177 CPUID_7_0_EDX_SPEC_CTRL,
2178 .features[FEAT_7_0_EBX] =
2179 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2180 CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2181 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
2182 CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
2183 CPUID_7_0_EBX_SMAP,
2184 .features[FEAT_XSAVE] =
2185 CPUID_XSAVE_XSAVEOPT,
2186 .features[FEAT_6_EAX] =
2187 CPUID_6_EAX_ARAT,
2188 .xlevel = 0x80000008,
2189 .model_id = "Intel Core Processor (Broadwell, no TSX, IBRS)",
2190 },
2191 {
2192 .name = "Broadwell",
2193 .level = 0xd,
2194 .vendor = CPUID_VENDOR_INTEL,
2195 .family = 6,
2196 .model = 61,
2197 .stepping = 2,
2198 .features[FEAT_1_EDX] =
2199 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2200 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2201 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2202 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2203 CPUID_DE | CPUID_FP87,
2204 .features[FEAT_1_ECX] =
2205 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2206 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2207 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2208 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2209 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2210 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2211 .features[FEAT_8000_0001_EDX] =
2212 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
2213 CPUID_EXT2_SYSCALL,
2214 .features[FEAT_8000_0001_ECX] =
2215 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
2216 .features[FEAT_7_0_EBX] =
2217 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2218 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2219 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
2220 CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
2221 CPUID_7_0_EBX_SMAP,
2222 .features[FEAT_XSAVE] =
2223 CPUID_XSAVE_XSAVEOPT,
2224 .features[FEAT_6_EAX] =
2225 CPUID_6_EAX_ARAT,
2226 .xlevel = 0x80000008,
2227 .model_id = "Intel Core Processor (Broadwell)",
2228 },
2229 {
2230 .name = "Broadwell-IBRS",
2231 .level = 0xd,
2232 .vendor = CPUID_VENDOR_INTEL,
2233 .family = 6,
2234 .model = 61,
2235 .stepping = 2,
2236 .features[FEAT_1_EDX] =
2237 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2238 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2239 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2240 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2241 CPUID_DE | CPUID_FP87,
2242 .features[FEAT_1_ECX] =
2243 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2244 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2245 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2246 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2247 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2248 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2249 .features[FEAT_8000_0001_EDX] =
2250 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
2251 CPUID_EXT2_SYSCALL,
2252 .features[FEAT_8000_0001_ECX] =
2253 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
2254 .features[FEAT_7_0_EDX] =
2255 CPUID_7_0_EDX_SPEC_CTRL,
2256 .features[FEAT_7_0_EBX] =
2257 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2258 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2259 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
2260 CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
2261 CPUID_7_0_EBX_SMAP,
2262 .features[FEAT_XSAVE] =
2263 CPUID_XSAVE_XSAVEOPT,
2264 .features[FEAT_6_EAX] =
2265 CPUID_6_EAX_ARAT,
2266 .xlevel = 0x80000008,
2267 .model_id = "Intel Core Processor (Broadwell, IBRS)",
2268 },
2269 {
2270 .name = "Skylake-Client",
2271 .level = 0xd,
2272 .vendor = CPUID_VENDOR_INTEL,
2273 .family = 6,
2274 .model = 94,
2275 .stepping = 3,
2276 .features[FEAT_1_EDX] =
2277 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2278 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2279 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2280 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2281 CPUID_DE | CPUID_FP87,
2282 .features[FEAT_1_ECX] =
2283 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2284 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2285 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2286 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2287 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2288 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2289 .features[FEAT_8000_0001_EDX] =
2290 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
2291 CPUID_EXT2_SYSCALL,
2292 .features[FEAT_8000_0001_ECX] =
2293 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
2294 .features[FEAT_7_0_EBX] =
2295 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2296 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2297 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
2298 CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
2299 CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_MPX,
2300 /* Missing: XSAVES (not supported by some Linux versions,
2301 * including v4.1 to v4.12).
2302 * KVM doesn't yet expose any XSAVES state save component,
2303 * and the only one defined in Skylake (processor tracing)
2304 * probably will block migration anyway.
2305 */
2306 .features[FEAT_XSAVE] =
2307 CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XSAVEC |
2308 CPUID_XSAVE_XGETBV1,
2309 .features[FEAT_6_EAX] =
2310 CPUID_6_EAX_ARAT,
2311 .xlevel = 0x80000008,
2312 .model_id = "Intel Core Processor (Skylake)",
2313 },
2314 {
2315 .name = "Skylake-Client-IBRS",
2316 .level = 0xd,
2317 .vendor = CPUID_VENDOR_INTEL,
2318 .family = 6,
2319 .model = 94,
2320 .stepping = 3,
2321 .features[FEAT_1_EDX] =
2322 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2323 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2324 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2325 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2326 CPUID_DE | CPUID_FP87,
2327 .features[FEAT_1_ECX] =
2328 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2329 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2330 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2331 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2332 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2333 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2334 .features[FEAT_8000_0001_EDX] =
2335 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
2336 CPUID_EXT2_SYSCALL,
2337 .features[FEAT_8000_0001_ECX] =
2338 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
2339 .features[FEAT_7_0_EDX] =
2340 CPUID_7_0_EDX_SPEC_CTRL,
2341 .features[FEAT_7_0_EBX] =
2342 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2343 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2344 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
2345 CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
2346 CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_MPX,
2347 /* Missing: XSAVES (not supported by some Linux versions,
2348 * including v4.1 to v4.12).
2349 * KVM doesn't yet expose any XSAVES state save component,
2350 * and the only one defined in Skylake (processor tracing)
2351 * probably will block migration anyway.
2352 */
2353 .features[FEAT_XSAVE] =
2354 CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XSAVEC |
2355 CPUID_XSAVE_XGETBV1,
2356 .features[FEAT_6_EAX] =
2357 CPUID_6_EAX_ARAT,
2358 .xlevel = 0x80000008,
2359 .model_id = "Intel Core Processor (Skylake, IBRS)",
2360 },
2361 {
2362 .name = "Skylake-Server",
2363 .level = 0xd,
2364 .vendor = CPUID_VENDOR_INTEL,
2365 .family = 6,
2366 .model = 85,
2367 .stepping = 4,
2368 .features[FEAT_1_EDX] =
2369 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2370 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2371 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2372 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2373 CPUID_DE | CPUID_FP87,
2374 .features[FEAT_1_ECX] =
2375 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2376 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2377 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2378 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2379 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2380 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2381 .features[FEAT_8000_0001_EDX] =
2382 CPUID_EXT2_LM | CPUID_EXT2_PDPE1GB | CPUID_EXT2_RDTSCP |
2383 CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
2384 .features[FEAT_8000_0001_ECX] =
2385 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
2386 .features[FEAT_7_0_EBX] =
2387 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2388 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2389 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
2390 CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
2391 CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_MPX | CPUID_7_0_EBX_CLWB |
2392 CPUID_7_0_EBX_AVX512F | CPUID_7_0_EBX_AVX512DQ |
2393 CPUID_7_0_EBX_AVX512BW | CPUID_7_0_EBX_AVX512CD |
2394 CPUID_7_0_EBX_AVX512VL | CPUID_7_0_EBX_CLFLUSHOPT,
2395 .features[FEAT_7_0_ECX] =
2396 CPUID_7_0_ECX_PKU,
2397 /* Missing: XSAVES (not supported by some Linux versions,
2398 * including v4.1 to v4.12).
2399 * KVM doesn't yet expose any XSAVES state save component,
2400 * and the only one defined in Skylake (processor tracing)
2401 * probably will block migration anyway.
2402 */
2403 .features[FEAT_XSAVE] =
2404 CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XSAVEC |
2405 CPUID_XSAVE_XGETBV1,
2406 .features[FEAT_6_EAX] =
2407 CPUID_6_EAX_ARAT,
2408 .xlevel = 0x80000008,
2409 .model_id = "Intel Xeon Processor (Skylake)",
2410 },
2411 {
2412 .name = "Skylake-Server-IBRS",
2413 .level = 0xd,
2414 .vendor = CPUID_VENDOR_INTEL,
2415 .family = 6,
2416 .model = 85,
2417 .stepping = 4,
2418 .features[FEAT_1_EDX] =
2419 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2420 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2421 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2422 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2423 CPUID_DE | CPUID_FP87,
2424 .features[FEAT_1_ECX] =
2425 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2426 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2427 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2428 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2429 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2430 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2431 .features[FEAT_8000_0001_EDX] =
2432 CPUID_EXT2_LM | CPUID_EXT2_PDPE1GB | CPUID_EXT2_RDTSCP |
2433 CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
2434 .features[FEAT_8000_0001_ECX] =
2435 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
2436 .features[FEAT_7_0_EDX] =
2437 CPUID_7_0_EDX_SPEC_CTRL,
2438 .features[FEAT_7_0_EBX] =
2439 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2440 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2441 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
2442 CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
2443 CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_MPX | CPUID_7_0_EBX_CLWB |
2444 CPUID_7_0_EBX_AVX512F | CPUID_7_0_EBX_AVX512DQ |
2445 CPUID_7_0_EBX_AVX512BW | CPUID_7_0_EBX_AVX512CD |
2446 CPUID_7_0_EBX_AVX512VL,
2447 .features[FEAT_7_0_ECX] =
2448 CPUID_7_0_ECX_PKU,
2449 /* Missing: XSAVES (not supported by some Linux versions,
2450 * including v4.1 to v4.12).
2451 * KVM doesn't yet expose any XSAVES state save component,
2452 * and the only one defined in Skylake (processor tracing)
2453 * probably will block migration anyway.
2454 */
2455 .features[FEAT_XSAVE] =
2456 CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XSAVEC |
2457 CPUID_XSAVE_XGETBV1,
2458 .features[FEAT_6_EAX] =
2459 CPUID_6_EAX_ARAT,
2460 .xlevel = 0x80000008,
2461 .model_id = "Intel Xeon Processor (Skylake, IBRS)",
2462 },
2463 {
2464 .name = "Cascadelake-Server",
2465 .level = 0xd,
2466 .vendor = CPUID_VENDOR_INTEL,
2467 .family = 6,
2468 .model = 85,
2469 .stepping = 5,
2470 .features[FEAT_1_EDX] =
2471 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2472 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2473 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2474 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2475 CPUID_DE | CPUID_FP87,
2476 .features[FEAT_1_ECX] =
2477 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2478 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2479 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2480 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2481 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2482 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2483 .features[FEAT_8000_0001_EDX] =
2484 CPUID_EXT2_LM | CPUID_EXT2_PDPE1GB | CPUID_EXT2_RDTSCP |
2485 CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
2486 .features[FEAT_8000_0001_ECX] =
2487 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
2488 .features[FEAT_7_0_EBX] =
2489 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2490 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2491 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
2492 CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
2493 CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_MPX | CPUID_7_0_EBX_CLWB |
2494 CPUID_7_0_EBX_AVX512F | CPUID_7_0_EBX_AVX512DQ |
2495 CPUID_7_0_EBX_AVX512BW | CPUID_7_0_EBX_AVX512CD |
2496 CPUID_7_0_EBX_AVX512VL | CPUID_7_0_EBX_CLFLUSHOPT |
2497 CPUID_7_0_EBX_INTEL_PT,
2498 .features[FEAT_7_0_ECX] =
2499 CPUID_7_0_ECX_PKU | CPUID_7_0_ECX_OSPKE |
2500 CPUID_7_0_ECX_AVX512VNNI,
2501 .features[FEAT_7_0_EDX] =
2502 CPUID_7_0_EDX_SPEC_CTRL | CPUID_7_0_EDX_SPEC_CTRL_SSBD,
2503 /* Missing: XSAVES (not supported by some Linux versions,
2504 * including v4.1 to v4.12).
2505 * KVM doesn't yet expose any XSAVES state save component,
2506 * and the only one defined in Skylake (processor tracing)
2507 * probably will block migration anyway.
2508 */
2509 .features[FEAT_XSAVE] =
2510 CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XSAVEC |
2511 CPUID_XSAVE_XGETBV1,
2512 .features[FEAT_6_EAX] =
2513 CPUID_6_EAX_ARAT,
2514 .xlevel = 0x80000008,
2515 .model_id = "Intel Xeon Processor (Cascadelake)",
2516 },
2517 {
2518 .name = "Icelake-Client",
2519 .level = 0xd,
2520 .vendor = CPUID_VENDOR_INTEL,
2521 .family = 6,
2522 .model = 126,
2523 .stepping = 0,
2524 .features[FEAT_1_EDX] =
2525 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2526 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2527 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2528 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2529 CPUID_DE | CPUID_FP87,
2530 .features[FEAT_1_ECX] =
2531 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2532 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2533 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2534 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2535 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2536 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2537 .features[FEAT_8000_0001_EDX] =
2538 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
2539 CPUID_EXT2_SYSCALL,
2540 .features[FEAT_8000_0001_ECX] =
2541 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
2542 .features[FEAT_8000_0008_EBX] =
2543 CPUID_8000_0008_EBX_WBNOINVD,
2544 .features[FEAT_7_0_EBX] =
2545 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2546 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2547 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
2548 CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
2549 CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_MPX | CPUID_7_0_EBX_INTEL_PT,
2550 .features[FEAT_7_0_ECX] =
2551 CPUID_7_0_ECX_VBMI | CPUID_7_0_ECX_UMIP | CPUID_7_0_ECX_PKU |
2552 CPUID_7_0_ECX_OSPKE | CPUID_7_0_ECX_VBMI2 | CPUID_7_0_ECX_GFNI |
2553 CPUID_7_0_ECX_VAES | CPUID_7_0_ECX_VPCLMULQDQ |
2554 CPUID_7_0_ECX_AVX512VNNI | CPUID_7_0_ECX_AVX512BITALG |
2555 CPUID_7_0_ECX_AVX512_VPOPCNTDQ,
2556 .features[FEAT_7_0_EDX] =
2557 CPUID_7_0_EDX_SPEC_CTRL | CPUID_7_0_EDX_SPEC_CTRL_SSBD,
2558 /* Missing: XSAVES (not supported by some Linux versions,
2559 * including v4.1 to v4.12).
2560 * KVM doesn't yet expose any XSAVES state save component,
2561 * and the only one defined in Skylake (processor tracing)
2562 * probably will block migration anyway.
2563 */
2564 .features[FEAT_XSAVE] =
2565 CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XSAVEC |
2566 CPUID_XSAVE_XGETBV1,
2567 .features[FEAT_6_EAX] =
2568 CPUID_6_EAX_ARAT,
2569 .xlevel = 0x80000008,
2570 .model_id = "Intel Core Processor (Icelake)",
2571 },
2572 {
2573 .name = "Icelake-Server",
2574 .level = 0xd,
2575 .vendor = CPUID_VENDOR_INTEL,
2576 .family = 6,
2577 .model = 134,
2578 .stepping = 0,
2579 .features[FEAT_1_EDX] =
2580 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2581 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2582 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2583 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2584 CPUID_DE | CPUID_FP87,
2585 .features[FEAT_1_ECX] =
2586 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2587 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2588 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2589 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2590 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2591 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2592 .features[FEAT_8000_0001_EDX] =
2593 CPUID_EXT2_LM | CPUID_EXT2_PDPE1GB | CPUID_EXT2_RDTSCP |
2594 CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
2595 .features[FEAT_8000_0001_ECX] =
2596 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
2597 .features[FEAT_8000_0008_EBX] =
2598 CPUID_8000_0008_EBX_WBNOINVD,
2599 .features[FEAT_7_0_EBX] =
2600 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2601 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2602 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
2603 CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
2604 CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_MPX | CPUID_7_0_EBX_CLWB |
2605 CPUID_7_0_EBX_AVX512F | CPUID_7_0_EBX_AVX512DQ |
2606 CPUID_7_0_EBX_AVX512BW | CPUID_7_0_EBX_AVX512CD |
2607 CPUID_7_0_EBX_AVX512VL | CPUID_7_0_EBX_CLFLUSHOPT |
2608 CPUID_7_0_EBX_INTEL_PT,
2609 .features[FEAT_7_0_ECX] =
2610 CPUID_7_0_ECX_VBMI | CPUID_7_0_ECX_UMIP | CPUID_7_0_ECX_PKU |
2611 CPUID_7_0_ECX_OSPKE | CPUID_7_0_ECX_VBMI2 | CPUID_7_0_ECX_GFNI |
2612 CPUID_7_0_ECX_VAES | CPUID_7_0_ECX_VPCLMULQDQ |
2613 CPUID_7_0_ECX_AVX512VNNI | CPUID_7_0_ECX_AVX512BITALG |
2614 CPUID_7_0_ECX_AVX512_VPOPCNTDQ | CPUID_7_0_ECX_LA57,
2615 .features[FEAT_7_0_EDX] =
2616 CPUID_7_0_EDX_PCONFIG | CPUID_7_0_EDX_SPEC_CTRL |
2617 CPUID_7_0_EDX_SPEC_CTRL_SSBD,
2618 /* Missing: XSAVES (not supported by some Linux versions,
2619 * including v4.1 to v4.12).
2620 * KVM doesn't yet expose any XSAVES state save component,
2621 * and the only one defined in Skylake (processor tracing)
2622 * probably will block migration anyway.
2623 */
2624 .features[FEAT_XSAVE] =
2625 CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XSAVEC |
2626 CPUID_XSAVE_XGETBV1,
2627 .features[FEAT_6_EAX] =
2628 CPUID_6_EAX_ARAT,
2629 .xlevel = 0x80000008,
2630 .model_id = "Intel Xeon Processor (Icelake)",
2631 },
2632 {
2633 .name = "KnightsMill",
2634 .level = 0xd,
2635 .vendor = CPUID_VENDOR_INTEL,
2636 .family = 6,
2637 .model = 133,
2638 .stepping = 0,
2639 .features[FEAT_1_EDX] =
2640 CPUID_VME | CPUID_SS | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR |
2641 CPUID_MMX | CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV |
2642 CPUID_MCA | CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC |
2643 CPUID_CX8 | CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC |
2644 CPUID_PSE | CPUID_DE | CPUID_FP87,
2645 .features[FEAT_1_ECX] =
2646 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2647 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2648 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2649 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2650 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2651 CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2652 .features[FEAT_8000_0001_EDX] =
2653 CPUID_EXT2_LM | CPUID_EXT2_PDPE1GB | CPUID_EXT2_RDTSCP |
2654 CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
2655 .features[FEAT_8000_0001_ECX] =
2656 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
2657 .features[FEAT_7_0_EBX] =
2658 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 | CPUID_7_0_EBX_AVX2 |
2659 CPUID_7_0_EBX_SMEP | CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS |
2660 CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX | CPUID_7_0_EBX_AVX512F |
2661 CPUID_7_0_EBX_AVX512CD | CPUID_7_0_EBX_AVX512PF |
2662 CPUID_7_0_EBX_AVX512ER,
2663 .features[FEAT_7_0_ECX] =
2664 CPUID_7_0_ECX_AVX512_VPOPCNTDQ,
2665 .features[FEAT_7_0_EDX] =
2666 CPUID_7_0_EDX_AVX512_4VNNIW | CPUID_7_0_EDX_AVX512_4FMAPS,
2667 .features[FEAT_XSAVE] =
2668 CPUID_XSAVE_XSAVEOPT,
2669 .features[FEAT_6_EAX] =
2670 CPUID_6_EAX_ARAT,
2671 .xlevel = 0x80000008,
2672 .model_id = "Intel Xeon Phi Processor (Knights Mill)",
2673 },
2674 {
2675 .name = "Opteron_G1",
2676 .level = 5,
2677 .vendor = CPUID_VENDOR_AMD,
2678 .family = 15,
2679 .model = 6,
2680 .stepping = 1,
2681 .features[FEAT_1_EDX] =
2682 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2683 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2684 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2685 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2686 CPUID_DE | CPUID_FP87,
2687 .features[FEAT_1_ECX] =
2688 CPUID_EXT_SSE3,
2689 .features[FEAT_8000_0001_EDX] =
2690 CPUID_EXT2_LM | CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
2691 .xlevel = 0x80000008,
2692 .model_id = "AMD Opteron 240 (Gen 1 Class Opteron)",
2693 },
2694 {
2695 .name = "Opteron_G2",
2696 .level = 5,
2697 .vendor = CPUID_VENDOR_AMD,
2698 .family = 15,
2699 .model = 6,
2700 .stepping = 1,
2701 .features[FEAT_1_EDX] =
2702 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2703 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2704 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2705 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2706 CPUID_DE | CPUID_FP87,
2707 .features[FEAT_1_ECX] =
2708 CPUID_EXT_CX16 | CPUID_EXT_SSE3,
2709 /* Missing: CPUID_EXT2_RDTSCP */
2710 .features[FEAT_8000_0001_EDX] =
2711 CPUID_EXT2_LM | CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
2712 .features[FEAT_8000_0001_ECX] =
2713 CPUID_EXT3_SVM | CPUID_EXT3_LAHF_LM,
2714 .xlevel = 0x80000008,
2715 .model_id = "AMD Opteron 22xx (Gen 2 Class Opteron)",
2716 },
2717 {
2718 .name = "Opteron_G3",
2719 .level = 5,
2720 .vendor = CPUID_VENDOR_AMD,
2721 .family = 16,
2722 .model = 2,
2723 .stepping = 3,
2724 .features[FEAT_1_EDX] =
2725 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2726 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2727 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2728 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2729 CPUID_DE | CPUID_FP87,
2730 .features[FEAT_1_ECX] =
2731 CPUID_EXT_POPCNT | CPUID_EXT_CX16 | CPUID_EXT_MONITOR |
2732 CPUID_EXT_SSE3,
2733 /* Missing: CPUID_EXT2_RDTSCP */
2734 .features[FEAT_8000_0001_EDX] =
2735 CPUID_EXT2_LM | CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
2736 .features[FEAT_8000_0001_ECX] =
2737 CPUID_EXT3_MISALIGNSSE | CPUID_EXT3_SSE4A |
2738 CPUID_EXT3_ABM | CPUID_EXT3_SVM | CPUID_EXT3_LAHF_LM,
2739 .xlevel = 0x80000008,
2740 .model_id = "AMD Opteron 23xx (Gen 3 Class Opteron)",
2741 },
2742 {
2743 .name = "Opteron_G4",
2744 .level = 0xd,
2745 .vendor = CPUID_VENDOR_AMD,
2746 .family = 21,
2747 .model = 1,
2748 .stepping = 2,
2749 .features[FEAT_1_EDX] =
2750 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2751 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2752 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2753 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2754 CPUID_DE | CPUID_FP87,
2755 .features[FEAT_1_ECX] =
2756 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2757 CPUID_EXT_POPCNT | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
2758 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ |
2759 CPUID_EXT_SSE3,
2760 /* Missing: CPUID_EXT2_RDTSCP */
2761 .features[FEAT_8000_0001_EDX] =
2762 CPUID_EXT2_LM | CPUID_EXT2_PDPE1GB | CPUID_EXT2_NX |
2763 CPUID_EXT2_SYSCALL,
2764 .features[FEAT_8000_0001_ECX] =
2765 CPUID_EXT3_FMA4 | CPUID_EXT3_XOP |
2766 CPUID_EXT3_3DNOWPREFETCH | CPUID_EXT3_MISALIGNSSE |
2767 CPUID_EXT3_SSE4A | CPUID_EXT3_ABM | CPUID_EXT3_SVM |
2768 CPUID_EXT3_LAHF_LM,
2769 /* no xsaveopt! */
2770 .xlevel = 0x8000001A,
2771 .model_id = "AMD Opteron 62xx class CPU",
2772 },
2773 {
2774 .name = "Opteron_G5",
2775 .level = 0xd,
2776 .vendor = CPUID_VENDOR_AMD,
2777 .family = 21,
2778 .model = 2,
2779 .stepping = 0,
2780 .features[FEAT_1_EDX] =
2781 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2782 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2783 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2784 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2785 CPUID_DE | CPUID_FP87,
2786 .features[FEAT_1_ECX] =
2787 CPUID_EXT_F16C | CPUID_EXT_AVX | CPUID_EXT_XSAVE |
2788 CPUID_EXT_AES | CPUID_EXT_POPCNT | CPUID_EXT_SSE42 |
2789 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_FMA |
2790 CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3,
2791 /* Missing: CPUID_EXT2_RDTSCP */
2792 .features[FEAT_8000_0001_EDX] =
2793 CPUID_EXT2_LM | CPUID_EXT2_PDPE1GB | CPUID_EXT2_NX |
2794 CPUID_EXT2_SYSCALL,
2795 .features[FEAT_8000_0001_ECX] =
2796 CPUID_EXT3_TBM | CPUID_EXT3_FMA4 | CPUID_EXT3_XOP |
2797 CPUID_EXT3_3DNOWPREFETCH | CPUID_EXT3_MISALIGNSSE |
2798 CPUID_EXT3_SSE4A | CPUID_EXT3_ABM | CPUID_EXT3_SVM |
2799 CPUID_EXT3_LAHF_LM,
2800 /* no xsaveopt! */
2801 .xlevel = 0x8000001A,
2802 .model_id = "AMD Opteron 63xx class CPU",
2803 },
2804 {
2805 .name = "EPYC",
2806 .level = 0xd,
2807 .vendor = CPUID_VENDOR_AMD,
2808 .family = 23,
2809 .model = 1,
2810 .stepping = 2,
2811 .features[FEAT_1_EDX] =
2812 CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX | CPUID_CLFLUSH |
2813 CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA | CPUID_PGE |
2814 CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 | CPUID_MCE |
2815 CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE | CPUID_DE |
2816 CPUID_VME | CPUID_FP87,
2817 .features[FEAT_1_ECX] =
2818 CPUID_EXT_RDRAND | CPUID_EXT_F16C | CPUID_EXT_AVX |
2819 CPUID_EXT_XSAVE | CPUID_EXT_AES | CPUID_EXT_POPCNT |
2820 CPUID_EXT_MOVBE | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
2821 CPUID_EXT_CX16 | CPUID_EXT_FMA | CPUID_EXT_SSSE3 |
2822 CPUID_EXT_MONITOR | CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3,
2823 .features[FEAT_8000_0001_EDX] =
2824 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_PDPE1GB |
2825 CPUID_EXT2_FFXSR | CPUID_EXT2_MMXEXT | CPUID_EXT2_NX |
2826 CPUID_EXT2_SYSCALL,
2827 .features[FEAT_8000_0001_ECX] =
2828 CPUID_EXT3_OSVW | CPUID_EXT3_3DNOWPREFETCH |
2829 CPUID_EXT3_MISALIGNSSE | CPUID_EXT3_SSE4A | CPUID_EXT3_ABM |
2830 CPUID_EXT3_CR8LEG | CPUID_EXT3_SVM | CPUID_EXT3_LAHF_LM |
2831 CPUID_EXT3_TOPOEXT,
2832 .features[FEAT_7_0_EBX] =
2833 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 | CPUID_7_0_EBX_AVX2 |
2834 CPUID_7_0_EBX_SMEP | CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_RDSEED |
2835 CPUID_7_0_EBX_ADX | CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_CLFLUSHOPT |
2836 CPUID_7_0_EBX_SHA_NI,
2837 /* Missing: XSAVES (not supported by some Linux versions,
2838 * including v4.1 to v4.12).
2839 * KVM doesn't yet expose any XSAVES state save component.
2840 */
2841 .features[FEAT_XSAVE] =
2842 CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XSAVEC |
2843 CPUID_XSAVE_XGETBV1,
2844 .features[FEAT_6_EAX] =
2845 CPUID_6_EAX_ARAT,
2846 .xlevel = 0x8000001E,
2847 .model_id = "AMD EPYC Processor",
2848 .cache_info = &epyc_cache_info,
2849 },
2850 {
2851 .name = "EPYC-IBPB",
2852 .level = 0xd,
2853 .vendor = CPUID_VENDOR_AMD,
2854 .family = 23,
2855 .model = 1,
2856 .stepping = 2,
2857 .features[FEAT_1_EDX] =
2858 CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX | CPUID_CLFLUSH |
2859 CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA | CPUID_PGE |
2860 CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 | CPUID_MCE |
2861 CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE | CPUID_DE |
2862 CPUID_VME | CPUID_FP87,
2863 .features[FEAT_1_ECX] =
2864 CPUID_EXT_RDRAND | CPUID_EXT_F16C | CPUID_EXT_AVX |
2865 CPUID_EXT_XSAVE | CPUID_EXT_AES | CPUID_EXT_POPCNT |
2866 CPUID_EXT_MOVBE | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
2867 CPUID_EXT_CX16 | CPUID_EXT_FMA | CPUID_EXT_SSSE3 |
2868 CPUID_EXT_MONITOR | CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3,
2869 .features[FEAT_8000_0001_EDX] =
2870 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_PDPE1GB |
2871 CPUID_EXT2_FFXSR | CPUID_EXT2_MMXEXT | CPUID_EXT2_NX |
2872 CPUID_EXT2_SYSCALL,
2873 .features[FEAT_8000_0001_ECX] =
2874 CPUID_EXT3_OSVW | CPUID_EXT3_3DNOWPREFETCH |
2875 CPUID_EXT3_MISALIGNSSE | CPUID_EXT3_SSE4A | CPUID_EXT3_ABM |
2876 CPUID_EXT3_CR8LEG | CPUID_EXT3_SVM | CPUID_EXT3_LAHF_LM |
2877 CPUID_EXT3_TOPOEXT,
2878 .features[FEAT_8000_0008_EBX] =
2879 CPUID_8000_0008_EBX_IBPB,
2880 .features[FEAT_7_0_EBX] =
2881 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 | CPUID_7_0_EBX_AVX2 |
2882 CPUID_7_0_EBX_SMEP | CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_RDSEED |
2883 CPUID_7_0_EBX_ADX | CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_CLFLUSHOPT |
2884 CPUID_7_0_EBX_SHA_NI,
2885 /* Missing: XSAVES (not supported by some Linux versions,
2886 * including v4.1 to v4.12).
2887 * KVM doesn't yet expose any XSAVES state save component.
2888 */
2889 .features[FEAT_XSAVE] =
2890 CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XSAVEC |
2891 CPUID_XSAVE_XGETBV1,
2892 .features[FEAT_6_EAX] =
2893 CPUID_6_EAX_ARAT,
2894 .xlevel = 0x8000001E,
2895 .model_id = "AMD EPYC Processor (with IBPB)",
2896 .cache_info = &epyc_cache_info,
2897 },
2898 };
2899
2900 typedef struct PropValue {
2901 const char *prop, *value;
2902 } PropValue;
2903
2904 /* KVM-specific features that are automatically added/removed
2905 * from all CPU models when KVM is enabled.
2906 */
2907 static PropValue kvm_default_props[] = {
2908 { "kvmclock", "on" },
2909 { "kvm-nopiodelay", "on" },
2910 { "kvm-asyncpf", "on" },
2911 { "kvm-steal-time", "on" },
2912 { "kvm-pv-eoi", "on" },
2913 { "kvmclock-stable-bit", "on" },
2914 { "x2apic", "on" },
2915 { "acpi", "off" },
2916 { "monitor", "off" },
2917 { "svm", "off" },
2918 { NULL, NULL },
2919 };
2920
2921 /* TCG-specific defaults that override all CPU models when using TCG
2922 */
2923 static PropValue tcg_default_props[] = {
2924 { "vme", "off" },
2925 { NULL, NULL },
2926 };
2927
2928
2929 void x86_cpu_change_kvm_default(const char *prop, const char *value)
2930 {
2931 PropValue *pv;
2932 for (pv = kvm_default_props; pv->prop; pv++) {
2933 if (!strcmp(pv->prop, prop)) {
2934 pv->value = value;
2935 break;
2936 }
2937 }
2938
2939 /* It is valid to call this function only for properties that
2940 * are already present in the kvm_default_props table.
2941 */
2942 assert(pv->prop);
2943 }
2944
2945 static uint32_t x86_cpu_get_supported_feature_word(FeatureWord w,
2946 bool migratable_only);
2947
2948 static bool lmce_supported(void)
2949 {
2950 uint64_t mce_cap = 0;
2951
2952 #ifdef CONFIG_KVM
2953 if (kvm_ioctl(kvm_state, KVM_X86_GET_MCE_CAP_SUPPORTED, &mce_cap) < 0) {
2954 return false;
2955 }
2956 #endif
2957
2958 return !!(mce_cap & MCG_LMCE_P);
2959 }
2960
2961 #define CPUID_MODEL_ID_SZ 48
2962
2963 /**
2964 * cpu_x86_fill_model_id:
2965 * Get CPUID model ID string from host CPU.
2966 *
2967 * @str should have at least CPUID_MODEL_ID_SZ bytes
2968 *
2969 * The function does NOT add a null terminator to the string
2970 * automatically.
2971 */
2972 static int cpu_x86_fill_model_id(char *str)
2973 {
2974 uint32_t eax = 0, ebx = 0, ecx = 0, edx = 0;
2975 int i;
2976
2977 for (i = 0; i < 3; i++) {
2978 host_cpuid(0x80000002 + i, 0, &eax, &ebx, &ecx, &edx);
2979 memcpy(str + i * 16 + 0, &eax, 4);
2980 memcpy(str + i * 16 + 4, &ebx, 4);
2981 memcpy(str + i * 16 + 8, &ecx, 4);
2982 memcpy(str + i * 16 + 12, &edx, 4);
2983 }
2984 return 0;
2985 }
2986
2987 static Property max_x86_cpu_properties[] = {
2988 DEFINE_PROP_BOOL("migratable", X86CPU, migratable, true),
2989 DEFINE_PROP_BOOL("host-cache-info", X86CPU, cache_info_passthrough, false),
2990 DEFINE_PROP_END_OF_LIST()
2991 };
2992
2993 static void max_x86_cpu_class_init(ObjectClass *oc, void *data)
2994 {
2995 DeviceClass *dc = DEVICE_CLASS(oc);
2996 X86CPUClass *xcc = X86_CPU_CLASS(oc);
2997
2998 xcc->ordering = 9;
2999
3000 xcc->model_description =
3001 "Enables all features supported by the accelerator in the current host";
3002
3003 dc->props = max_x86_cpu_properties;
3004 }
3005
3006 static void x86_cpu_load_def(X86CPU *cpu, X86CPUDefinition *def, Error **errp);
3007
3008 static void max_x86_cpu_initfn(Object *obj)
3009 {
3010 X86CPU *cpu = X86_CPU(obj);
3011 CPUX86State *env = &cpu->env;
3012 KVMState *s = kvm_state;
3013
3014 /* We can't fill the features array here because we don't know yet if
3015 * "migratable" is true or false.
3016 */
3017 cpu->max_features = true;
3018
3019 if (accel_uses_host_cpuid()) {
3020 char vendor[CPUID_VENDOR_SZ + 1] = { 0 };
3021 char model_id[CPUID_MODEL_ID_SZ + 1] = { 0 };
3022 int family, model, stepping;
3023 X86CPUDefinition host_cpudef = { };
3024 uint32_t eax = 0, ebx = 0, ecx = 0, edx = 0;
3025
3026 host_cpuid(0x0, 0, &eax, &ebx, &ecx, &edx);
3027 x86_cpu_vendor_words2str(host_cpudef.vendor, ebx, edx, ecx);
3028
3029 host_vendor_fms(vendor, &family, &model, &stepping);
3030
3031 cpu_x86_fill_model_id(model_id);
3032
3033 object_property_set_str(OBJECT(cpu), vendor, "vendor", &error_abort);
3034 object_property_set_int(OBJECT(cpu), family, "family", &error_abort);
3035 object_property_set_int(OBJECT(cpu), model, "model", &error_abort);
3036 object_property_set_int(OBJECT(cpu), stepping, "stepping",
3037 &error_abort);
3038 object_property_set_str(OBJECT(cpu), model_id, "model-id",
3039 &error_abort);
3040
3041 if (kvm_enabled()) {
3042 env->cpuid_min_level =
3043 kvm_arch_get_supported_cpuid(s, 0x0, 0, R_EAX);
3044 env->cpuid_min_xlevel =
3045 kvm_arch_get_supported_cpuid(s, 0x80000000, 0, R_EAX);
3046 env->cpuid_min_xlevel2 =
3047 kvm_arch_get_supported_cpuid(s, 0xC0000000, 0, R_EAX);
3048 } else {
3049 env->cpuid_min_level =
3050 hvf_get_supported_cpuid(0x0, 0, R_EAX);
3051 env->cpuid_min_xlevel =
3052 hvf_get_supported_cpuid(0x80000000, 0, R_EAX);
3053 env->cpuid_min_xlevel2 =
3054 hvf_get_supported_cpuid(0xC0000000, 0, R_EAX);
3055 }
3056
3057 if (lmce_supported()) {
3058 object_property_set_bool(OBJECT(cpu), true, "lmce", &error_abort);
3059 }
3060 } else {
3061 object_property_set_str(OBJECT(cpu), CPUID_VENDOR_AMD,
3062 "vendor", &error_abort);
3063 object_property_set_int(OBJECT(cpu), 6, "family", &error_abort);
3064 object_property_set_int(OBJECT(cpu), 6, "model", &error_abort);
3065 object_property_set_int(OBJECT(cpu), 3, "stepping", &error_abort);
3066 object_property_set_str(OBJECT(cpu),
3067 "QEMU TCG CPU version " QEMU_HW_VERSION,
3068 "model-id", &error_abort);
3069 }
3070
3071 object_property_set_bool(OBJECT(cpu), true, "pmu", &error_abort);
3072 }
3073
3074 static const TypeInfo max_x86_cpu_type_info = {
3075 .name = X86_CPU_TYPE_NAME("max"),
3076 .parent = TYPE_X86_CPU,
3077 .instance_init = max_x86_cpu_initfn,
3078 .class_init = max_x86_cpu_class_init,
3079 };
3080
3081 #if defined(CONFIG_KVM) || defined(CONFIG_HVF)
3082 static void host_x86_cpu_class_init(ObjectClass *oc, void *data)
3083 {
3084 X86CPUClass *xcc = X86_CPU_CLASS(oc);
3085
3086 xcc->host_cpuid_required = true;
3087 xcc->ordering = 8;
3088
3089 #if defined(CONFIG_KVM)
3090 xcc->model_description =
3091 "KVM processor with all supported host features ";
3092 #elif defined(CONFIG_HVF)
3093 xcc->model_description =
3094 "HVF processor with all supported host features ";
3095 #endif
3096 }
3097
3098 static const TypeInfo host_x86_cpu_type_info = {
3099 .name = X86_CPU_TYPE_NAME("host"),
3100 .parent = X86_CPU_TYPE_NAME("max"),
3101 .class_init = host_x86_cpu_class_init,
3102 };
3103
3104 #endif
3105
3106 static char *feature_word_description(FeatureWordInfo *f, uint32_t bit)
3107 {
3108 assert(f->type == CPUID_FEATURE_WORD || f->type == MSR_FEATURE_WORD);
3109
3110 switch (f->type) {
3111 case CPUID_FEATURE_WORD:
3112 {
3113 const char *reg = get_register_name_32(f->cpuid.reg);
3114 assert(reg);
3115 return g_strdup_printf("CPUID.%02XH:%s",
3116 f->cpuid.eax, reg);
3117 }
3118 case MSR_FEATURE_WORD:
3119 return g_strdup_printf("MSR(%02XH)",
3120 f->msr.index);
3121 }
3122
3123 return NULL;
3124 }
3125
3126 static void report_unavailable_features(FeatureWord w, uint32_t mask)
3127 {
3128 FeatureWordInfo *f = &feature_word_info[w];
3129 int i;
3130 char *feat_word_str;
3131
3132 for (i = 0; i < 32; ++i) {
3133 if ((1UL << i) & mask) {
3134 feat_word_str = feature_word_description(f, i);
3135 warn_report("%s doesn't support requested feature: %s%s%s [bit %d]",
3136 accel_uses_host_cpuid() ? "host" : "TCG",
3137 feat_word_str,
3138 f->feat_names[i] ? "." : "",
3139 f->feat_names[i] ? f->feat_names[i] : "", i);
3140 g_free(feat_word_str);
3141 }
3142 }
3143 }
3144
3145 static void x86_cpuid_version_get_family(Object *obj, Visitor *v,
3146 const char *name, void *opaque,
3147 Error **errp)
3148 {
3149 X86CPU *cpu = X86_CPU(obj);
3150 CPUX86State *env = &cpu->env;
3151 int64_t value;
3152
3153 value = (env->cpuid_version >> 8) & 0xf;
3154 if (value == 0xf) {
3155 value += (env->cpuid_version >> 20) & 0xff;
3156 }
3157 visit_type_int(v, name, &value, errp);
3158 }
3159
3160 static void x86_cpuid_version_set_family(Object *obj, Visitor *v,
3161 const char *name, void *opaque,
3162 Error **errp)
3163 {
3164 X86CPU *cpu = X86_CPU(obj);
3165 CPUX86State *env = &cpu->env;
3166 const int64_t min = 0;
3167 const int64_t max = 0xff + 0xf;
3168 Error *local_err = NULL;
3169 int64_t value;
3170
3171 visit_type_int(v, name, &value, &local_err);
3172 if (local_err) {
3173 error_propagate(errp, local_err);
3174 return;
3175 }
3176 if (value < min || value > max) {
3177 error_setg(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
3178 name ? name : "null", value, min, max);
3179 return;
3180 }
3181
3182 env->cpuid_version &= ~0xff00f00;
3183 if (value > 0x0f) {
3184 env->cpuid_version |= 0xf00 | ((value - 0x0f) << 20);
3185 } else {
3186 env->cpuid_version |= value << 8;
3187 }
3188 }
3189
3190 static void x86_cpuid_version_get_model(Object *obj, Visitor *v,
3191 const char *name, void *opaque,
3192 Error **errp)
3193 {
3194 X86CPU *cpu = X86_CPU(obj);
3195 CPUX86State *env = &cpu->env;
3196 int64_t value;
3197
3198 value = (env->cpuid_version >> 4) & 0xf;
3199 value |= ((env->cpuid_version >> 16) & 0xf) << 4;
3200 visit_type_int(v, name, &value, errp);
3201 }
3202
3203 static void x86_cpuid_version_set_model(Object *obj, Visitor *v,
3204 const char *name, void *opaque,
3205 Error **errp)
3206 {
3207 X86CPU *cpu = X86_CPU(obj);
3208 CPUX86State *env = &cpu->env;
3209 const int64_t min = 0;
3210 const int64_t max = 0xff;
3211 Error *local_err = NULL;
3212 int64_t value;
3213
3214 visit_type_int(v, name, &value, &local_err);
3215 if (local_err) {
3216 error_propagate(errp, local_err);
3217 return;
3218 }
3219 if (value < min || value > max) {
3220 error_setg(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
3221 name ? name : "null", value, min, max);
3222 return;
3223 }
3224
3225 env->cpuid_version &= ~0xf00f0;
3226 env->cpuid_version |= ((value & 0xf) << 4) | ((value >> 4) << 16);
3227 }
3228
3229 static void x86_cpuid_version_get_stepping(Object *obj, Visitor *v,
3230 const char *name, void *opaque,
3231 Error **errp)
3232 {
3233 X86CPU *cpu = X86_CPU(obj);
3234 CPUX86State *env = &cpu->env;
3235 int64_t value;
3236
3237 value = env->cpuid_version & 0xf;
3238 visit_type_int(v, name, &value, errp);
3239 }
3240
3241 static void x86_cpuid_version_set_stepping(Object *obj, Visitor *v,
3242 const char *name, void *opaque,
3243 Error **errp)
3244 {
3245 X86CPU *cpu = X86_CPU(obj);
3246 CPUX86State *env = &cpu->env;
3247 const int64_t min = 0;
3248 const int64_t max = 0xf;
3249 Error *local_err = NULL;
3250 int64_t value;
3251
3252 visit_type_int(v, name, &value, &local_err);
3253 if (local_err) {
3254 error_propagate(errp, local_err);
3255 return;
3256 }
3257 if (value < min || value > max) {
3258 error_setg(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
3259 name ? name : "null", value, min, max);
3260 return;
3261 }
3262
3263 env->cpuid_version &= ~0xf;
3264 env->cpuid_version |= value & 0xf;
3265 }
3266
3267 static char *x86_cpuid_get_vendor(Object *obj, Error **errp)
3268 {
3269 X86CPU *cpu = X86_CPU(obj);
3270 CPUX86State *env = &cpu->env;
3271 char *value;
3272
3273 value = g_malloc(CPUID_VENDOR_SZ + 1);
3274 x86_cpu_vendor_words2str(value, env->cpuid_vendor1, env->cpuid_vendor2,
3275 env->cpuid_vendor3);
3276 return value;
3277 }
3278
3279 static void x86_cpuid_set_vendor(Object *obj, const char *value,
3280 Error **errp)
3281 {
3282 X86CPU *cpu = X86_CPU(obj);
3283 CPUX86State *env = &cpu->env;
3284 int i;
3285
3286 if (strlen(value) != CPUID_VENDOR_SZ) {
3287 error_setg(errp, QERR_PROPERTY_VALUE_BAD, "", "vendor", value);
3288 return;
3289 }
3290
3291 env->cpuid_vendor1 = 0;
3292 env->cpuid_vendor2 = 0;
3293 env->cpuid_vendor3 = 0;
3294 for (i = 0; i < 4; i++) {
3295 env->cpuid_vendor1 |= ((uint8_t)value[i ]) << (8 * i);
3296 env->cpuid_vendor2 |= ((uint8_t)value[i + 4]) << (8 * i);
3297 env->cpuid_vendor3 |= ((uint8_t)value[i + 8]) << (8 * i);
3298 }
3299 }
3300
3301 static char *x86_cpuid_get_model_id(Object *obj, Error **errp)
3302 {
3303 X86CPU *cpu = X86_CPU(obj);
3304 CPUX86State *env = &cpu->env;
3305 char *value;
3306 int i;
3307
3308 value = g_malloc(48 + 1);
3309 for (i = 0; i < 48; i++) {
3310 value[i] = env->cpuid_model[i >> 2] >> (8 * (i & 3));
3311 }
3312 value[48] = '\0';
3313 return value;
3314 }
3315
3316 static void x86_cpuid_set_model_id(Object *obj, const char *model_id,
3317 Error **errp)
3318 {
3319 X86CPU *cpu = X86_CPU(obj);
3320 CPUX86State *env = &cpu->env;
3321 int c, len, i;
3322
3323 if (model_id == NULL) {
3324 model_id = "";
3325 }
3326 len = strlen(model_id);
3327 memset(env->cpuid_model, 0, 48);
3328 for (i = 0; i < 48; i++) {
3329 if (i >= len) {
3330 c = '\0';
3331 } else {
3332 c = (uint8_t)model_id[i];
3333 }
3334 env->cpuid_model[i >> 2] |= c << (8 * (i & 3));
3335 }
3336 }
3337
3338 static void x86_cpuid_get_tsc_freq(Object *obj, Visitor *v, const char *name,
3339 void *opaque, Error **errp)
3340 {
3341 X86CPU *cpu = X86_CPU(obj);
3342 int64_t value;
3343
3344 value = cpu->env.tsc_khz * 1000;
3345 visit_type_int(v, name, &value, errp);
3346 }
3347
3348 static void x86_cpuid_set_tsc_freq(Object *obj, Visitor *v, const char *name,
3349 void *opaque, Error **errp)
3350 {
3351 X86CPU *cpu = X86_CPU(obj);
3352 const int64_t min = 0;
3353 const int64_t max = INT64_MAX;
3354 Error *local_err = NULL;
3355 int64_t value;
3356
3357 visit_type_int(v, name, &value, &local_err);
3358 if (local_err) {
3359 error_propagate(errp, local_err);
3360 return;
3361 }
3362 if (value < min || value > max) {
3363 error_setg(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
3364 name ? name : "null", value, min, max);
3365 return;
3366 }
3367
3368 cpu->env.tsc_khz = cpu->env.user_tsc_khz = value / 1000;
3369 }
3370
3371 /* Generic getter for "feature-words" and "filtered-features" properties */
3372 static void x86_cpu_get_feature_words(Object *obj, Visitor *v,
3373 const char *name, void *opaque,
3374 Error **errp)
3375 {
3376 uint32_t *array = (uint32_t *)opaque;
3377 FeatureWord w;
3378 X86CPUFeatureWordInfo word_infos[FEATURE_WORDS] = { };
3379 X86CPUFeatureWordInfoList list_entries[FEATURE_WORDS] = { };
3380 X86CPUFeatureWordInfoList *list = NULL;
3381
3382 for (w = 0; w < FEATURE_WORDS; w++) {
3383 FeatureWordInfo *wi = &feature_word_info[w];
3384 /*
3385 * We didn't have MSR features when "feature-words" was
3386 * introduced. Therefore skipped other type entries.
3387 */
3388 if (wi->type != CPUID_FEATURE_WORD) {
3389 continue;
3390 }
3391 X86CPUFeatureWordInfo *qwi = &word_infos[w];
3392 qwi->cpuid_input_eax = wi->cpuid.eax;
3393 qwi->has_cpuid_input_ecx = wi->cpuid.needs_ecx;
3394 qwi->cpuid_input_ecx = wi->cpuid.ecx;
3395 qwi->cpuid_register = x86_reg_info_32[wi->cpuid.reg].qapi_enum;
3396 qwi->features = array[w];
3397
3398 /* List will be in reverse order, but order shouldn't matter */
3399 list_entries[w].next = list;
3400 list_entries[w].value = &word_infos[w];
3401 list = &list_entries[w];
3402 }
3403
3404 visit_type_X86CPUFeatureWordInfoList(v, "feature-words", &list, errp);
3405 }
3406
3407 static void x86_get_hv_spinlocks(Object *obj, Visitor *v, const char *name,
3408 void *opaque, Error **errp)
3409 {
3410 X86CPU *cpu = X86_CPU(obj);
3411 int64_t value = cpu->hyperv_spinlock_attempts;
3412
3413 visit_type_int(v, name, &value, errp);
3414 }
3415
3416 static void x86_set_hv_spinlocks(Object *obj, Visitor *v, const char *name,
3417 void *opaque, Error **errp)
3418 {
3419 const int64_t min = 0xFFF;
3420 const int64_t max = UINT_MAX;
3421 X86CPU *cpu = X86_CPU(obj);
3422 Error *err = NULL;
3423 int64_t value;
3424
3425 visit_type_int(v, name, &value, &err);
3426 if (err) {
3427 error_propagate(errp, err);
3428 return;
3429 }
3430
3431 if (value < min || value > max) {
3432 error_setg(errp, "Property %s.%s doesn't take value %" PRId64
3433 " (minimum: %" PRId64 ", maximum: %" PRId64 ")",
3434 object_get_typename(obj), name ? name : "null",
3435 value, min, max);
3436 return;
3437 }
3438 cpu->hyperv_spinlock_attempts = value;
3439 }
3440
3441 static const PropertyInfo qdev_prop_spinlocks = {
3442 .name = "int",
3443 .get = x86_get_hv_spinlocks,
3444 .set = x86_set_hv_spinlocks,
3445 };
3446
3447 /* Convert all '_' in a feature string option name to '-', to make feature
3448 * name conform to QOM property naming rule, which uses '-' instead of '_'.
3449 */
3450 static inline void feat2prop(char *s)
3451 {
3452 while ((s = strchr(s, '_'))) {
3453 *s = '-';
3454 }
3455 }
3456
3457 /* Return the feature property name for a feature flag bit */
3458 static const char *x86_cpu_feature_name(FeatureWord w, int bitnr)
3459 {
3460 /* XSAVE components are automatically enabled by other features,
3461 * so return the original feature name instead
3462 */
3463 if (w == FEAT_XSAVE_COMP_LO || w == FEAT_XSAVE_COMP_HI) {
3464 int comp = (w == FEAT_XSAVE_COMP_HI) ? bitnr + 32 : bitnr;
3465
3466 if (comp < ARRAY_SIZE(x86_ext_save_areas) &&
3467 x86_ext_save_areas[comp].bits) {
3468 w = x86_ext_save_areas[comp].feature;
3469 bitnr = ctz32(x86_ext_save_areas[comp].bits);
3470 }
3471 }
3472
3473 assert(bitnr < 32);
3474 assert(w < FEATURE_WORDS);
3475 return feature_word_info[w].feat_names[bitnr];
3476 }
3477
3478 /* Compatibily hack to maintain legacy +-feat semantic,
3479 * where +-feat overwrites any feature set by
3480 * feat=on|feat even if the later is parsed after +-feat
3481 * (i.e. "-x2apic,x2apic=on" will result in x2apic disabled)
3482 */
3483 static GList *plus_features, *minus_features;
3484
3485 static gint compare_string(gconstpointer a, gconstpointer b)
3486 {
3487 return g_strcmp0(a, b);
3488 }
3489
3490 /* Parse "+feature,-feature,feature=foo" CPU feature string
3491 */
3492 static void x86_cpu_parse_featurestr(const char *typename, char *features,
3493 Error **errp)
3494 {
3495 char *featurestr; /* Single 'key=value" string being parsed */
3496 static bool cpu_globals_initialized;
3497 bool ambiguous = false;
3498
3499 if (cpu_globals_initialized) {
3500 return;
3501 }
3502 cpu_globals_initialized = true;
3503
3504 if (!features) {
3505 return;
3506 }
3507
3508 for (featurestr = strtok(features, ",");
3509 featurestr;
3510 featurestr = strtok(NULL, ",")) {
3511 const char *name;
3512 const char *val = NULL;
3513 char *eq = NULL;
3514 char num[32];
3515 GlobalProperty *prop;
3516
3517 /* Compatibility syntax: */
3518 if (featurestr[0] == '+') {
3519 plus_features = g_list_append(plus_features,
3520 g_strdup(featurestr + 1));
3521 continue;
3522 } else if (featurestr[0] == '-') {
3523 minus_features = g_list_append(minus_features,
3524 g_strdup(featurestr + 1));
3525 continue;
3526 }
3527
3528 eq = strchr(featurestr, '=');
3529 if (eq) {
3530 *eq++ = 0;
3531 val = eq;
3532 } else {
3533 val = "on";
3534 }
3535
3536 feat2prop(featurestr);
3537 name = featurestr;
3538
3539 if (g_list_find_custom(plus_features, name, compare_string)) {
3540 warn_report("Ambiguous CPU model string. "
3541 "Don't mix both \"+%s\" and \"%s=%s\"",
3542 name, name, val);
3543 ambiguous = true;
3544 }
3545 if (g_list_find_custom(minus_features, name, compare_string)) {
3546 warn_report("Ambiguous CPU model string. "
3547 "Don't mix both \"-%s\" and \"%s=%s\"",
3548 name, name, val);
3549 ambiguous = true;
3550 }
3551
3552 /* Special case: */
3553 if (!strcmp(name, "tsc-freq")) {
3554 int ret;
3555 uint64_t tsc_freq;
3556
3557 ret = qemu_strtosz_metric(val, NULL, &tsc_freq);
3558 if (ret < 0 || tsc_freq > INT64_MAX) {
3559 error_setg(errp, "bad numerical value %s", val);
3560 return;
3561 }
3562 snprintf(num, sizeof(num), "%" PRId64, tsc_freq);
3563 val = num;
3564 name = "tsc-frequency";
3565 }
3566
3567 prop = g_new0(typeof(*prop), 1);
3568 prop->driver = typename;
3569 prop->property = g_strdup(name);
3570 prop->value = g_strdup(val);
3571 qdev_prop_register_global(prop);
3572 }
3573
3574 if (ambiguous) {
3575 warn_report("Compatibility of ambiguous CPU model "
3576 "strings won't be kept on future QEMU versions");
3577 }
3578 }
3579
3580 static void x86_cpu_expand_features(X86CPU *cpu, Error **errp);
3581 static int x86_cpu_filter_features(X86CPU *cpu);
3582
3583 /* Check for missing features that may prevent the CPU class from
3584 * running using the current machine and accelerator.
3585 */
3586 static void x86_cpu_class_check_missing_features(X86CPUClass *xcc,
3587 strList **missing_feats)
3588 {
3589 X86CPU *xc;
3590 FeatureWord w;
3591 Error *err = NULL;
3592 strList **next = missing_feats;
3593
3594 if (xcc->host_cpuid_required && !accel_uses_host_cpuid()) {
3595 strList *new = g_new0(strList, 1);
3596 new->value = g_strdup("kvm");
3597 *missing_feats = new;
3598 return;
3599 }
3600
3601 xc = X86_CPU(object_new(object_class_get_name(OBJECT_CLASS(xcc))));
3602
3603 x86_cpu_expand_features(xc, &err);
3604 if (err) {
3605 /* Errors at x86_cpu_expand_features should never happen,
3606 * but in case it does, just report the model as not
3607 * runnable at all using the "type" property.
3608 */
3609 strList *new = g_new0(strList, 1);
3610 new->value = g_strdup("type");
3611 *next = new;
3612 next = &new->next;
3613 }
3614
3615 x86_cpu_filter_features(xc);
3616
3617 for (w = 0; w < FEATURE_WORDS; w++) {
3618 uint32_t filtered = xc->filtered_features[w];
3619 int i;
3620 for (i = 0; i < 32; i++) {
3621 if (filtered & (1UL << i)) {
3622 strList *new = g_new0(strList, 1);
3623 new->value = g_strdup(x86_cpu_feature_name(w, i));
3624 *next = new;
3625 next = &new->next;
3626 }
3627 }
3628 }
3629
3630 object_unref(OBJECT(xc));
3631 }
3632
3633 /* Print all cpuid feature names in featureset
3634 */
3635 static void listflags(FILE *f, fprintf_function print, GList *features)
3636 {
3637 size_t len = 0;
3638 GList *tmp;
3639
3640 for (tmp = features; tmp; tmp = tmp->next) {
3641 const char *name = tmp->data;
3642 if ((len + strlen(name) + 1) >= 75) {
3643 print(f, "\n");
3644 len = 0;
3645 }
3646 print(f, "%s%s", len == 0 ? " " : " ", name);
3647 len += strlen(name) + 1;
3648 }
3649 print(f, "\n");
3650 }
3651
3652 /* Sort alphabetically by type name, respecting X86CPUClass::ordering. */
3653 static gint x86_cpu_list_compare(gconstpointer a, gconstpointer b)
3654 {
3655 ObjectClass *class_a = (ObjectClass *)a;
3656 ObjectClass *class_b = (ObjectClass *)b;
3657 X86CPUClass *cc_a = X86_CPU_CLASS(class_a);
3658 X86CPUClass *cc_b = X86_CPU_CLASS(class_b);
3659 char *name_a, *name_b;
3660 int ret;
3661
3662 if (cc_a->ordering != cc_b->ordering) {
3663 ret = cc_a->ordering - cc_b->ordering;
3664 } else {
3665 name_a = x86_cpu_class_get_model_name(cc_a);
3666 name_b = x86_cpu_class_get_model_name(cc_b);
3667 ret = strcmp(name_a, name_b);
3668 g_free(name_a);
3669 g_free(name_b);
3670 }
3671 return ret;
3672 }
3673
3674 static GSList *get_sorted_cpu_model_list(void)
3675 {
3676 GSList *list = object_class_get_list(TYPE_X86_CPU, false);
3677 list = g_slist_sort(list, x86_cpu_list_compare);
3678 return list;
3679 }
3680
3681 static void x86_cpu_list_entry(gpointer data, gpointer user_data)
3682 {
3683 ObjectClass *oc = data;
3684 X86CPUClass *cc = X86_CPU_CLASS(oc);
3685 CPUListState *s = user_data;
3686 char *name = x86_cpu_class_get_model_name(cc);
3687 const char *desc = cc->model_description;
3688 if (!desc && cc->cpu_def) {
3689 desc = cc->cpu_def->model_id;
3690 }
3691
3692 (*s->cpu_fprintf)(s->file, "x86 %-20s %-48s\n",
3693 name, desc);
3694 g_free(name);
3695 }
3696
3697 /* list available CPU models and flags */
3698 void x86_cpu_list(FILE *f, fprintf_function cpu_fprintf)
3699 {
3700 int i, j;
3701 CPUListState s = {
3702 .file = f,
3703 .cpu_fprintf = cpu_fprintf,
3704 };
3705 GSList *list;
3706 GList *names = NULL;
3707
3708 (*cpu_fprintf)(f, "Available CPUs:\n");
3709 list = get_sorted_cpu_model_list();
3710 g_slist_foreach(list, x86_cpu_list_entry, &s);
3711 g_slist_free(list);
3712
3713 names = NULL;
3714 for (i = 0; i < ARRAY_SIZE(feature_word_info); i++) {
3715 FeatureWordInfo *fw = &feature_word_info[i];
3716 for (j = 0; j < 32; j++) {
3717 if (fw->feat_names[j]) {
3718 names = g_list_append(names, (gpointer)fw->feat_names[j]);
3719 }
3720 }
3721 }
3722
3723 names = g_list_sort(names, (GCompareFunc)strcmp);
3724
3725 (*cpu_fprintf)(f, "\nRecognized CPUID flags:\n");
3726 listflags(f, cpu_fprintf, names);
3727 (*cpu_fprintf)(f, "\n");
3728 g_list_free(names);
3729 }
3730
3731 static void x86_cpu_definition_entry(gpointer data, gpointer user_data)
3732 {
3733 ObjectClass *oc = data;
3734 X86CPUClass *cc = X86_CPU_CLASS(oc);
3735 CpuDefinitionInfoList **cpu_list = user_data;
3736 CpuDefinitionInfoList *entry;
3737 CpuDefinitionInfo *info;
3738
3739 info = g_malloc0(sizeof(*info));
3740 info->name = x86_cpu_class_get_model_name(cc);
3741 x86_cpu_class_check_missing_features(cc, &info->unavailable_features);
3742 info->has_unavailable_features = true;
3743 info->q_typename = g_strdup(object_class_get_name(oc));
3744 info->migration_safe = cc->migration_safe;
3745 info->has_migration_safe = true;
3746 info->q_static = cc->static_model;
3747
3748 entry = g_malloc0(sizeof(*entry));
3749 entry->value = info;
3750 entry->next = *cpu_list;
3751 *cpu_list = entry;
3752 }
3753
3754 CpuDefinitionInfoList *arch_query_cpu_definitions(Error **errp)
3755 {
3756 CpuDefinitionInfoList *cpu_list = NULL;
3757 GSList *list = get_sorted_cpu_model_list();
3758 g_slist_foreach(list, x86_cpu_definition_entry, &cpu_list);
3759 g_slist_free(list);
3760 return cpu_list;
3761 }
3762
3763 static uint32_t x86_cpu_get_supported_feature_word(FeatureWord w,
3764 bool migratable_only)
3765 {
3766 FeatureWordInfo *wi = &feature_word_info[w];
3767 uint32_t r = 0;
3768
3769 if (kvm_enabled()) {
3770 switch (wi->type) {
3771 case CPUID_FEATURE_WORD:
3772 r = kvm_arch_get_supported_cpuid(kvm_state, wi->cpuid.eax,
3773 wi->cpuid.ecx,
3774 wi->cpuid.reg);
3775 break;
3776 case MSR_FEATURE_WORD:
3777 r = kvm_arch_get_supported_msr_feature(kvm_state,
3778 wi->msr.index);
3779 break;
3780 }
3781 } else if (hvf_enabled()) {
3782 if (wi->type != CPUID_FEATURE_WORD) {
3783 return 0;
3784 }
3785 r = hvf_get_supported_cpuid(wi->cpuid.eax,
3786 wi->cpuid.ecx,
3787 wi->cpuid.reg);
3788 } else if (tcg_enabled()) {
3789 r = wi->tcg_features;
3790 } else {
3791 return ~0;
3792 }
3793 if (migratable_only) {
3794 r &= x86_cpu_get_migratable_flags(w);
3795 }
3796 return r;
3797 }
3798
3799 static void x86_cpu_report_filtered_features(X86CPU *cpu)
3800 {
3801 FeatureWord w;
3802
3803 for (w = 0; w < FEATURE_WORDS; w++) {
3804 report_unavailable_features(w, cpu->filtered_features[w]);
3805 }
3806 }
3807
3808 static void x86_cpu_apply_props(X86CPU *cpu, PropValue *props)
3809 {
3810 PropValue *pv;
3811 for (pv = props; pv->prop; pv++) {
3812 if (!pv->value) {
3813 continue;
3814 }
3815 object_property_parse(OBJECT(cpu), pv->value, pv->prop,
3816 &error_abort);
3817 }
3818 }
3819
3820 /* Load data from X86CPUDefinition into a X86CPU object
3821 */
3822 static void x86_cpu_load_def(X86CPU *cpu, X86CPUDefinition *def, Error **errp)
3823 {
3824 CPUX86State *env = &cpu->env;
3825 const char *vendor;
3826 char host_vendor[CPUID_VENDOR_SZ + 1];
3827 FeatureWord w;
3828
3829 /*NOTE: any property set by this function should be returned by
3830 * x86_cpu_static_props(), so static expansion of
3831 * query-cpu-model-expansion is always complete.
3832 */
3833
3834 /* CPU models only set _minimum_ values for level/xlevel: */
3835 object_property_set_uint(OBJECT(cpu), def->level, "min-level", errp);
3836 object_property_set_uint(OBJECT(cpu), def->xlevel, "min-xlevel", errp);
3837
3838 object_property_set_int(OBJECT(cpu), def->family, "family", errp);
3839 object_property_set_int(OBJECT(cpu), def->model, "model", errp);
3840 object_property_set_int(OBJECT(cpu), def->stepping, "stepping", errp);
3841 object_property_set_str(OBJECT(cpu), def->model_id, "model-id", errp);
3842 for (w = 0; w < FEATURE_WORDS; w++) {
3843 env->features[w] = def->features[w];
3844 }
3845
3846 /* legacy-cache defaults to 'off' if CPU model provides cache info */
3847 cpu->legacy_cache = !def->cache_info;
3848
3849 /* Special cases not set in the X86CPUDefinition structs: */
3850 /* TODO: in-kernel irqchip for hvf */
3851 if (kvm_enabled()) {
3852 if (!kvm_irqchip_in_kernel()) {
3853 x86_cpu_change_kvm_default("x2apic", "off");
3854 }
3855
3856 x86_cpu_apply_props(cpu, kvm_default_props);
3857 } else if (tcg_enabled()) {
3858 x86_cpu_apply_props(cpu, tcg_default_props);
3859 }
3860
3861 env->features[FEAT_1_ECX] |= CPUID_EXT_HYPERVISOR;
3862
3863 /* sysenter isn't supported in compatibility mode on AMD,
3864 * syscall isn't supported in compatibility mode on Intel.
3865 * Normally we advertise the actual CPU vendor, but you can
3866 * override this using the 'vendor' property if you want to use
3867 * KVM's sysenter/syscall emulation in compatibility mode and
3868 * when doing cross vendor migration
3869 */
3870 vendor = def->vendor;
3871 if (accel_uses_host_cpuid()) {
3872 uint32_t ebx = 0, ecx = 0, edx = 0;
3873 host_cpuid(0, 0, NULL, &ebx, &ecx, &edx);
3874 x86_cpu_vendor_words2str(host_vendor, ebx, edx, ecx);
3875 vendor = host_vendor;
3876 }
3877
3878 object_property_set_str(OBJECT(cpu), vendor, "vendor", errp);
3879
3880 }
3881
3882 /* Return a QDict containing keys for all properties that can be included
3883 * in static expansion of CPU models. All properties set by x86_cpu_load_def()
3884 * must be included in the dictionary.
3885 */
3886 static QDict *x86_cpu_static_props(void)
3887 {
3888 FeatureWord w;
3889 int i;
3890 static const char *props[] = {
3891 "min-level",
3892 "min-xlevel",
3893 "family",
3894 "model",
3895 "stepping",
3896 "model-id",
3897 "vendor",
3898 "lmce",
3899 NULL,
3900 };
3901 static QDict *d;
3902
3903 if (d) {
3904 return d;
3905 }
3906
3907 d = qdict_new();
3908 for (i = 0; props[i]; i++) {
3909 qdict_put_null(d, props[i]);
3910 }
3911
3912 for (w = 0; w < FEATURE_WORDS; w++) {
3913 FeatureWordInfo *fi = &feature_word_info[w];
3914 int bit;
3915 for (bit = 0; bit < 32; bit++) {
3916 if (!fi->feat_names[bit]) {
3917 continue;
3918 }
3919 qdict_put_null(d, fi->feat_names[bit]);
3920 }
3921 }
3922
3923 return d;
3924 }
3925
3926 /* Add an entry to @props dict, with the value for property. */
3927 static void x86_cpu_expand_prop(X86CPU *cpu, QDict *props, const char *prop)
3928 {
3929 QObject *value = object_property_get_qobject(OBJECT(cpu), prop,
3930 &error_abort);
3931
3932 qdict_put_obj(props, prop, value);
3933 }
3934
3935 /* Convert CPU model data from X86CPU object to a property dictionary
3936 * that can recreate exactly the same CPU model.
3937 */
3938 static void x86_cpu_to_dict(X86CPU *cpu, QDict *props)
3939 {
3940 QDict *sprops = x86_cpu_static_props();
3941 const QDictEntry *e;
3942
3943 for (e = qdict_first(sprops); e; e = qdict_next(sprops, e)) {
3944 const char *prop = qdict_entry_key(e);
3945 x86_cpu_expand_prop(cpu, props, prop);
3946 }
3947 }
3948
3949 /* Convert CPU model data from X86CPU object to a property dictionary
3950 * that can recreate exactly the same CPU model, including every
3951 * writeable QOM property.
3952 */
3953 static void x86_cpu_to_dict_full(X86CPU *cpu, QDict *props)
3954 {
3955 ObjectPropertyIterator iter;
3956 ObjectProperty *prop;
3957
3958 object_property_iter_init(&iter, OBJECT(cpu));
3959 while ((prop = object_property_iter_next(&iter))) {
3960 /* skip read-only or write-only properties */
3961 if (!prop->get || !prop->set) {
3962 continue;
3963 }
3964
3965 /* "hotplugged" is the only property that is configurable
3966 * on the command-line but will be set differently on CPUs
3967 * created using "-cpu ... -smp ..." and by CPUs created
3968 * on the fly by x86_cpu_from_model() for querying. Skip it.
3969 */
3970 if (!strcmp(prop->name, "hotplugged")) {
3971 continue;
3972 }
3973 x86_cpu_expand_prop(cpu, props, prop->name);
3974 }
3975 }
3976
3977 static void object_apply_props(Object *obj, QDict *props, Error **errp)
3978 {
3979 const QDictEntry *prop;
3980 Error *err = NULL;
3981
3982 for (prop = qdict_first(props); prop; prop = qdict_next(props, prop)) {
3983 object_property_set_qobject(obj, qdict_entry_value(prop),
3984 qdict_entry_key(prop), &err);
3985 if (err) {
3986 break;
3987 }
3988 }
3989
3990 error_propagate(errp, err);
3991 }
3992
3993 /* Create X86CPU object according to model+props specification */
3994 static X86CPU *x86_cpu_from_model(const char *model, QDict *props, Error **errp)
3995 {
3996 X86CPU *xc = NULL;
3997 X86CPUClass *xcc;
3998 Error *err = NULL;
3999
4000 xcc = X86_CPU_CLASS(cpu_class_by_name(TYPE_X86_CPU, model));
4001 if (xcc == NULL) {
4002 error_setg(&err, "CPU model '%s' not found", model);
4003 goto out;
4004 }
4005
4006 xc = X86_CPU(object_new(object_class_get_name(OBJECT_CLASS(xcc))));
4007 if (props) {
4008 object_apply_props(OBJECT(xc), props, &err);
4009 if (err) {
4010 goto out;
4011 }
4012 }
4013
4014 x86_cpu_expand_features(xc, &err);
4015 if (err) {
4016 goto out;
4017 }
4018
4019 out:
4020 if (err) {
4021 error_propagate(errp, err);
4022 object_unref(OBJECT(xc));
4023 xc = NULL;
4024 }
4025 return xc;
4026 }
4027
4028 CpuModelExpansionInfo *
4029 arch_query_cpu_model_expansion(CpuModelExpansionType type,
4030 CpuModelInfo *model,
4031 Error **errp)
4032 {
4033 X86CPU *xc = NULL;
4034 Error *err = NULL;
4035 CpuModelExpansionInfo *ret = g_new0(CpuModelExpansionInfo, 1);
4036 QDict *props = NULL;
4037 const char *base_name;
4038
4039 xc = x86_cpu_from_model(model->name,
4040 model->has_props ?
4041 qobject_to(QDict, model->props) :
4042 NULL, &err);
4043 if (err) {
4044 goto out;
4045 }
4046
4047 props = qdict_new();
4048 ret->model = g_new0(CpuModelInfo, 1);
4049 ret->model->props = QOBJECT(props);
4050 ret->model->has_props = true;
4051
4052 switch (type) {
4053 case CPU_MODEL_EXPANSION_TYPE_STATIC:
4054 /* Static expansion will be based on "base" only */
4055 base_name = "base";
4056 x86_cpu_to_dict(xc, props);
4057 break;
4058 case CPU_MODEL_EXPANSION_TYPE_FULL:
4059 /* As we don't return every single property, full expansion needs
4060 * to keep the original model name+props, and add extra
4061 * properties on top of that.
4062 */
4063 base_name = model->name;
4064 x86_cpu_to_dict_full(xc, props);
4065 break;
4066 default:
4067 error_setg(&err, "Unsupported expansion type");
4068 goto out;
4069 }
4070
4071 x86_cpu_to_dict(xc, props);
4072
4073 ret->model->name = g_strdup(base_name);
4074
4075 out:
4076 object_unref(OBJECT(xc));
4077 if (err) {
4078 error_propagate(errp, err);
4079 qapi_free_CpuModelExpansionInfo(ret);
4080 ret = NULL;
4081 }
4082 return ret;
4083 }
4084
4085 static gchar *x86_gdb_arch_name(CPUState *cs)
4086 {
4087 #ifdef TARGET_X86_64
4088 return g_strdup("i386:x86-64");
4089 #else
4090 return g_strdup("i386");
4091 #endif
4092 }
4093
4094 static void x86_cpu_cpudef_class_init(ObjectClass *oc, void *data)
4095 {
4096 X86CPUDefinition *cpudef = data;
4097 X86CPUClass *xcc = X86_CPU_CLASS(oc);
4098
4099 xcc->cpu_def = cpudef;
4100 xcc->migration_safe = true;
4101 }
4102
4103 static void x86_register_cpudef_type(X86CPUDefinition *def)
4104 {
4105 char *typename = x86_cpu_type_name(def->name);
4106 TypeInfo ti = {
4107 .name = typename,
4108 .parent = TYPE_X86_CPU,
4109 .class_init = x86_cpu_cpudef_class_init,
4110 .class_data = def,
4111 };
4112
4113 /* AMD aliases are handled at runtime based on CPUID vendor, so
4114 * they shouldn't be set on the CPU model table.
4115 */
4116 assert(!(def->features[FEAT_8000_0001_EDX] & CPUID_EXT2_AMD_ALIASES));
4117 /* catch mistakes instead of silently truncating model_id when too long */
4118 assert(def->model_id && strlen(def->model_id) <= 48);
4119
4120
4121 type_register(&ti);
4122 g_free(typename);
4123 }
4124
4125 #if !defined(CONFIG_USER_ONLY)
4126
4127 void cpu_clear_apic_feature(CPUX86State *env)
4128 {
4129 env->features[FEAT_1_EDX] &= ~CPUID_APIC;
4130 }
4131
4132 #endif /* !CONFIG_USER_ONLY */
4133
4134 void cpu_x86_cpuid(CPUX86State *env, uint32_t index, uint32_t count,
4135 uint32_t *eax, uint32_t *ebx,
4136 uint32_t *ecx, uint32_t *edx)
4137 {
4138 X86CPU *cpu = x86_env_get_cpu(env);
4139 CPUState *cs = CPU(cpu);
4140 uint32_t pkg_offset;
4141 uint32_t limit;
4142 uint32_t signature[3];
4143
4144 /* Calculate & apply limits for different index ranges */
4145 if (index >= 0xC0000000) {
4146 limit = env->cpuid_xlevel2;
4147 } else if (index >= 0x80000000) {
4148 limit = env->cpuid_xlevel;
4149 } else if (index >= 0x40000000) {
4150 limit = 0x40000001;
4151 } else {
4152 limit = env->cpuid_level;
4153 }
4154
4155 if (index > limit) {
4156 /* Intel documentation states that invalid EAX input will
4157 * return the same information as EAX=cpuid_level
4158 * (Intel SDM Vol. 2A - Instruction Set Reference - CPUID)
4159 */
4160 index = env->cpuid_level;
4161 }
4162
4163 switch(index) {
4164 case 0:
4165 *eax = env->cpuid_level;
4166 *ebx = env->cpuid_vendor1;
4167 *edx = env->cpuid_vendor2;
4168 *ecx = env->cpuid_vendor3;
4169 break;
4170 case 1:
4171 *eax = env->cpuid_version;
4172 *ebx = (cpu->apic_id << 24) |
4173 8 << 8; /* CLFLUSH size in quad words, Linux wants it. */
4174 *ecx = env->features[FEAT_1_ECX];
4175 if ((*ecx & CPUID_EXT_XSAVE) && (env->cr[4] & CR4_OSXSAVE_MASK)) {
4176 *ecx |= CPUID_EXT_OSXSAVE;
4177 }
4178 *edx = env->features[FEAT_1_EDX];
4179 if (cs->nr_cores * cs->nr_threads > 1) {
4180 *ebx |= (cs->nr_cores * cs->nr_threads) << 16;
4181 *edx |= CPUID_HT;
4182 }
4183 break;
4184 case 2:
4185 /* cache info: needed for Pentium Pro compatibility */
4186 if (cpu->cache_info_passthrough) {
4187 host_cpuid(index, 0, eax, ebx, ecx, edx);
4188 break;
4189 }
4190 *eax = 1; /* Number of CPUID[EAX=2] calls required */
4191 *ebx = 0;
4192 if (!cpu->enable_l3_cache) {
4193 *ecx = 0;
4194 } else {
4195 *ecx = cpuid2_cache_descriptor(env->cache_info_cpuid2.l3_cache);
4196 }
4197 *edx = (cpuid2_cache_descriptor(env->cache_info_cpuid2.l1d_cache) << 16) |
4198 (cpuid2_cache_descriptor(env->cache_info_cpuid2.l1i_cache) << 8) |
4199 (cpuid2_cache_descriptor(env->cache_info_cpuid2.l2_cache));
4200 break;
4201 case 4:
4202 /* cache info: needed for Core compatibility */
4203 if (cpu->cache_info_passthrough) {
4204 host_cpuid(index, count, eax, ebx, ecx, edx);
4205 /* QEMU gives out its own APIC IDs, never pass down bits 31..26. */
4206 *eax &= ~0xFC000000;
4207 if ((*eax & 31) && cs->nr_cores > 1) {
4208 *eax |= (cs->nr_cores - 1) << 26;
4209 }
4210 } else {
4211 *eax = 0;
4212 switch (count) {
4213 case 0: /* L1 dcache info */
4214 encode_cache_cpuid4(env->cache_info_cpuid4.l1d_cache,
4215 1, cs->nr_cores,
4216 eax, ebx, ecx, edx);
4217 break;
4218 case 1: /* L1 icache info */
4219 encode_cache_cpuid4(env->cache_info_cpuid4.l1i_cache,
4220 1, cs->nr_cores,
4221 eax, ebx, ecx, edx);
4222 break;
4223 case 2: /* L2 cache info */
4224 encode_cache_cpuid4(env->cache_info_cpuid4.l2_cache,
4225 cs->nr_threads, cs->nr_cores,
4226 eax, ebx, ecx, edx);
4227 break;
4228 case 3: /* L3 cache info */
4229 pkg_offset = apicid_pkg_offset(cs->nr_cores, cs->nr_threads);
4230 if (cpu->enable_l3_cache) {
4231 encode_cache_cpuid4(env->cache_info_cpuid4.l3_cache,
4232 (1 << pkg_offset), cs->nr_cores,
4233 eax, ebx, ecx, edx);
4234 break;
4235 }
4236 /* fall through */
4237 default: /* end of info */
4238 *eax = *ebx = *ecx = *edx = 0;
4239 break;
4240 }
4241 }
4242 break;
4243 case 5:
4244 /* MONITOR/MWAIT Leaf */
4245 *eax = cpu->mwait.eax; /* Smallest monitor-line size in bytes */
4246 *ebx = cpu->mwait.ebx; /* Largest monitor-line size in bytes */
4247 *ecx = cpu->mwait.ecx; /* flags */
4248 *edx = cpu->mwait.edx; /* mwait substates */
4249 break;
4250 case 6:
4251 /* Thermal and Power Leaf */
4252 *eax = env->features[FEAT_6_EAX];
4253 *ebx = 0;
4254 *ecx = 0;
4255 *edx = 0;
4256 break;
4257 case 7:
4258 /* Structured Extended Feature Flags Enumeration Leaf */
4259 if (count == 0) {
4260 *eax = 0; /* Maximum ECX value for sub-leaves */
4261 *ebx = env->features[FEAT_7_0_EBX]; /* Feature flags */
4262 *ecx = env->features[FEAT_7_0_ECX]; /* Feature flags */
4263 if ((*ecx & CPUID_7_0_ECX_PKU) && env->cr[4] & CR4_PKE_MASK) {
4264 *ecx |= CPUID_7_0_ECX_OSPKE;
4265 }
4266 *edx = env->features[FEAT_7_0_EDX]; /* Feature flags */
4267 } else {
4268 *eax = 0;
4269 *ebx = 0;
4270 *ecx = 0;
4271 *edx = 0;
4272 }
4273 break;
4274 case 9:
4275 /* Direct Cache Access Information Leaf */
4276 *eax = 0; /* Bits 0-31 in DCA_CAP MSR */
4277 *ebx = 0;
4278 *ecx = 0;
4279 *edx = 0;
4280 break;
4281 case 0xA:
4282 /* Architectural Performance Monitoring Leaf */
4283 if (kvm_enabled() && cpu->enable_pmu) {
4284 KVMState *s = cs->kvm_state;
4285
4286 *eax = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EAX);
4287 *ebx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EBX);
4288 *ecx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_ECX);
4289 *edx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EDX);
4290 } else if (hvf_enabled() && cpu->enable_pmu) {
4291 *eax = hvf_get_supported_cpuid(0xA, count, R_EAX);
4292 *ebx = hvf_get_supported_cpuid(0xA, count, R_EBX);
4293 *ecx = hvf_get_supported_cpuid(0xA, count, R_ECX);
4294 *edx = hvf_get_supported_cpuid(0xA, count, R_EDX);
4295 } else {
4296 *eax = 0;
4297 *ebx = 0;
4298 *ecx = 0;
4299 *edx = 0;
4300 }
4301 break;
4302 case 0xB:
4303 /* Extended Topology Enumeration Leaf */
4304 if (!cpu->enable_cpuid_0xb) {
4305 *eax = *ebx = *ecx = *edx = 0;
4306 break;
4307 }
4308
4309 *ecx = count & 0xff;
4310 *edx = cpu->apic_id;
4311
4312 switch (count) {
4313 case 0:
4314 *eax = apicid_core_offset(cs->nr_cores, cs->nr_threads);
4315 *ebx = cs->nr_threads;
4316 *ecx |= CPUID_TOPOLOGY_LEVEL_SMT;
4317 break;
4318 case 1:
4319 *eax = apicid_pkg_offset(cs->nr_cores, cs->nr_threads);
4320 *ebx = cs->nr_cores * cs->nr_threads;
4321 *ecx |= CPUID_TOPOLOGY_LEVEL_CORE;
4322 break;
4323 default:
4324 *eax = 0;
4325 *ebx = 0;
4326 *ecx |= CPUID_TOPOLOGY_LEVEL_INVALID;
4327 }
4328
4329 assert(!(*eax & ~0x1f));
4330 *ebx &= 0xffff; /* The count doesn't need to be reliable. */
4331 break;
4332 case 0xD: {
4333 /* Processor Extended State */
4334 *eax = 0;
4335 *ebx = 0;
4336 *ecx = 0;
4337 *edx = 0;
4338 if (!(env->features[FEAT_1_ECX] & CPUID_EXT_XSAVE)) {
4339 break;
4340 }
4341
4342 if (count == 0) {
4343 *ecx = xsave_area_size(x86_cpu_xsave_components(cpu));
4344 *eax = env->features[FEAT_XSAVE_COMP_LO];
4345 *edx = env->features[FEAT_XSAVE_COMP_HI];
4346 *ebx = xsave_area_size(env->xcr0);
4347 } else if (count == 1) {
4348 *eax = env->features[FEAT_XSAVE];
4349 } else if (count < ARRAY_SIZE(x86_ext_save_areas)) {
4350 if ((x86_cpu_xsave_components(cpu) >> count) & 1) {
4351 const ExtSaveArea *esa = &x86_ext_save_areas[count];
4352 *eax = esa->size;
4353 *ebx = esa->offset;
4354 }
4355 }
4356 break;
4357 }
4358 case 0x14: {
4359 /* Intel Processor Trace Enumeration */
4360 *eax = 0;
4361 *ebx = 0;
4362 *ecx = 0;
4363 *edx = 0;
4364 if (!(env->features[FEAT_7_0_EBX] & CPUID_7_0_EBX_INTEL_PT) ||
4365 !kvm_enabled()) {
4366 break;
4367 }
4368
4369 if (count == 0) {
4370 *eax = INTEL_PT_MAX_SUBLEAF;
4371 *ebx = INTEL_PT_MINIMAL_EBX;
4372 *ecx = INTEL_PT_MINIMAL_ECX;
4373 } else if (count == 1) {
4374 *eax = INTEL_PT_MTC_BITMAP | INTEL_PT_ADDR_RANGES_NUM;
4375 *ebx = INTEL_PT_PSB_BITMAP | INTEL_PT_CYCLE_BITMAP;
4376 }
4377 break;
4378 }
4379 case 0x40000000:
4380 /*
4381 * CPUID code in kvm_arch_init_vcpu() ignores stuff
4382 * set here, but we restrict to TCG none the less.
4383 */
4384 if (tcg_enabled() && cpu->expose_tcg) {
4385 memcpy(signature, "TCGTCGTCGTCG", 12);
4386 *eax = 0x40000001;
4387 *ebx = signature[0];
4388 *ecx = signature[1];
4389 *edx = signature[2];
4390 } else {
4391 *eax = 0;
4392 *ebx = 0;
4393 *ecx = 0;
4394 *edx = 0;
4395 }
4396 break;
4397 case 0x40000001:
4398 *eax = 0;
4399 *ebx = 0;
4400 *ecx = 0;
4401 *edx = 0;
4402 break;
4403 case 0x80000000:
4404 *eax = env->cpuid_xlevel;
4405 *ebx = env->cpuid_vendor1;
4406 *edx = env->cpuid_vendor2;
4407 *ecx = env->cpuid_vendor3;
4408 break;
4409 case 0x80000001:
4410 *eax = env->cpuid_version;
4411 *ebx = 0;
4412 *ecx = env->features[FEAT_8000_0001_ECX];
4413 *edx = env->features[FEAT_8000_0001_EDX];
4414
4415 /* The Linux kernel checks for the CMPLegacy bit and
4416 * discards multiple thread information if it is set.
4417 * So don't set it here for Intel to make Linux guests happy.
4418 */
4419 if (cs->nr_cores * cs->nr_threads > 1) {
4420 if (env->cpuid_vendor1 != CPUID_VENDOR_INTEL_1 ||
4421 env->cpuid_vendor2 != CPUID_VENDOR_INTEL_2 ||
4422 env->cpuid_vendor3 != CPUID_VENDOR_INTEL_3) {
4423 *ecx |= 1 << 1; /* CmpLegacy bit */
4424 }
4425 }
4426 break;
4427 case 0x80000002:
4428 case 0x80000003:
4429 case 0x80000004:
4430 *eax = env->cpuid_model[(index - 0x80000002) * 4 + 0];
4431 *ebx = env->cpuid_model[(index - 0x80000002) * 4 + 1];
4432 *ecx = env->cpuid_model[(index - 0x80000002) * 4 + 2];
4433 *edx = env->cpuid_model[(index - 0x80000002) * 4 + 3];
4434 break;
4435 case 0x80000005:
4436 /* cache info (L1 cache) */
4437 if (cpu->cache_info_passthrough) {
4438 host_cpuid(index, 0, eax, ebx, ecx, edx);
4439 break;
4440 }
4441 *eax = (L1_DTLB_2M_ASSOC << 24) | (L1_DTLB_2M_ENTRIES << 16) | \
4442 (L1_ITLB_2M_ASSOC << 8) | (L1_ITLB_2M_ENTRIES);
4443 *ebx = (L1_DTLB_4K_ASSOC << 24) | (L1_DTLB_4K_ENTRIES << 16) | \
4444 (L1_ITLB_4K_ASSOC << 8) | (L1_ITLB_4K_ENTRIES);
4445 *ecx = encode_cache_cpuid80000005(env->cache_info_amd.l1d_cache);
4446 *edx = encode_cache_cpuid80000005(env->cache_info_amd.l1i_cache);
4447 break;
4448 case 0x80000006:
4449 /* cache info (L2 cache) */
4450 if (cpu->cache_info_passthrough) {
4451 host_cpuid(index, 0, eax, ebx, ecx, edx);
4452 break;
4453 }
4454 *eax = (AMD_ENC_ASSOC(L2_DTLB_2M_ASSOC) << 28) | \
4455 (L2_DTLB_2M_ENTRIES << 16) | \
4456 (AMD_ENC_ASSOC(L2_ITLB_2M_ASSOC) << 12) | \
4457 (L2_ITLB_2M_ENTRIES);
4458 *ebx = (AMD_ENC_ASSOC(L2_DTLB_4K_ASSOC) << 28) | \
4459 (L2_DTLB_4K_ENTRIES << 16) | \
4460 (AMD_ENC_ASSOC(L2_ITLB_4K_ASSOC) << 12) | \
4461 (L2_ITLB_4K_ENTRIES);
4462 encode_cache_cpuid80000006(env->cache_info_amd.l2_cache,
4463 cpu->enable_l3_cache ?
4464 env->cache_info_amd.l3_cache : NULL,
4465 ecx, edx);
4466 break;
4467 case 0x80000007:
4468 *eax = 0;
4469 *ebx = 0;
4470 *ecx = 0;
4471 *edx = env->features[FEAT_8000_0007_EDX];
4472 break;
4473 case 0x80000008:
4474 /* virtual & phys address size in low 2 bytes. */
4475 if (env->features[FEAT_8000_0001_EDX] & CPUID_EXT2_LM) {
4476 /* 64 bit processor */
4477 *eax = cpu->phys_bits; /* configurable physical bits */
4478 if (env->features[FEAT_7_0_ECX] & CPUID_7_0_ECX_LA57) {
4479 *eax |= 0x00003900; /* 57 bits virtual */
4480 } else {
4481 *eax |= 0x00003000; /* 48 bits virtual */
4482 }
4483 } else {
4484 *eax = cpu->phys_bits;
4485 }
4486 *ebx = env->features[FEAT_8000_0008_EBX];
4487 *ecx = 0;
4488 *edx = 0;
4489 if (cs->nr_cores * cs->nr_threads > 1) {
4490 *ecx |= (cs->nr_cores * cs->nr_threads) - 1;
4491 }
4492 break;
4493 case 0x8000000A:
4494 if (env->features[FEAT_8000_0001_ECX] & CPUID_EXT3_SVM) {
4495 *eax = 0x00000001; /* SVM Revision */
4496 *ebx = 0x00000010; /* nr of ASIDs */
4497 *ecx = 0;
4498 *edx = env->features[FEAT_SVM]; /* optional features */
4499 } else {
4500 *eax = 0;
4501 *ebx = 0;
4502 *ecx = 0;
4503 *edx = 0;
4504 }
4505 break;
4506 case 0x8000001D:
4507 *eax = 0;
4508 switch (count) {
4509 case 0: /* L1 dcache info */
4510 encode_cache_cpuid8000001d(env->cache_info_amd.l1d_cache, cs,
4511 eax, ebx, ecx, edx);
4512 break;
4513 case 1: /* L1 icache info */
4514 encode_cache_cpuid8000001d(env->cache_info_amd.l1i_cache, cs,
4515 eax, ebx, ecx, edx);
4516 break;
4517 case 2: /* L2 cache info */
4518 encode_cache_cpuid8000001d(env->cache_info_amd.l2_cache, cs,
4519 eax, ebx, ecx, edx);
4520 break;
4521 case 3: /* L3 cache info */
4522 encode_cache_cpuid8000001d(env->cache_info_amd.l3_cache, cs,
4523 eax, ebx, ecx, edx);
4524 break;
4525 default: /* end of info */
4526 *eax = *ebx = *ecx = *edx = 0;
4527 break;
4528 }
4529 break;
4530 case 0x8000001E:
4531 assert(cpu->core_id <= 255);
4532 encode_topo_cpuid8000001e(cs, cpu,
4533 eax, ebx, ecx, edx);
4534 break;
4535 case 0xC0000000:
4536 *eax = env->cpuid_xlevel2;
4537 *ebx = 0;
4538 *ecx = 0;
4539 *edx = 0;
4540 break;
4541 case 0xC0000001:
4542 /* Support for VIA CPU's CPUID instruction */
4543 *eax = env->cpuid_version;
4544 *ebx = 0;
4545 *ecx = 0;
4546 *edx = env->features[FEAT_C000_0001_EDX];
4547 break;
4548 case 0xC0000002:
4549 case 0xC0000003:
4550 case 0xC0000004:
4551 /* Reserved for the future, and now filled with zero */
4552 *eax = 0;
4553 *ebx = 0;
4554 *ecx = 0;
4555 *edx = 0;
4556 break;
4557 case 0x8000001F:
4558 *eax = sev_enabled() ? 0x2 : 0;
4559 *ebx = sev_get_cbit_position();
4560 *ebx |= sev_get_reduced_phys_bits() << 6;
4561 *ecx = 0;
4562 *edx = 0;
4563 break;
4564 default:
4565 /* reserved values: zero */
4566 *eax = 0;
4567 *ebx = 0;
4568 *ecx = 0;
4569 *edx = 0;
4570 break;
4571 }
4572 }
4573
4574 /* CPUClass::reset() */
4575 static void x86_cpu_reset(CPUState *s)
4576 {
4577 X86CPU *cpu = X86_CPU(s);
4578 X86CPUClass *xcc = X86_CPU_GET_CLASS(cpu);
4579 CPUX86State *env = &cpu->env;
4580 target_ulong cr4;
4581 uint64_t xcr0;
4582 int i;
4583
4584 xcc->parent_reset(s);
4585
4586 memset(env, 0, offsetof(CPUX86State, end_reset_fields));
4587
4588 env->old_exception = -1;
4589
4590 /* init to reset state */
4591
4592 env->hflags2 |= HF2_GIF_MASK;
4593
4594 cpu_x86_update_cr0(env, 0x60000010);
4595 env->a20_mask = ~0x0;
4596 env->smbase = 0x30000;
4597 env->msr_smi_count = 0;
4598
4599 env->idt.limit = 0xffff;
4600 env->gdt.limit = 0xffff;
4601 env->ldt.limit = 0xffff;
4602 env->ldt.flags = DESC_P_MASK | (2 << DESC_TYPE_SHIFT);
4603 env->tr.limit = 0xffff;
4604 env->tr.flags = DESC_P_MASK | (11 << DESC_TYPE_SHIFT);
4605
4606 cpu_x86_load_seg_cache(env, R_CS, 0xf000, 0xffff0000, 0xffff,
4607 DESC_P_MASK | DESC_S_MASK | DESC_CS_MASK |
4608 DESC_R_MASK | DESC_A_MASK);
4609 cpu_x86_load_seg_cache(env, R_DS, 0, 0, 0xffff,
4610 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
4611 DESC_A_MASK);
4612 cpu_x86_load_seg_cache(env, R_ES, 0, 0, 0xffff,
4613 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
4614 DESC_A_MASK);
4615 cpu_x86_load_seg_cache(env, R_SS, 0, 0, 0xffff,
4616 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
4617 DESC_A_MASK);
4618 cpu_x86_load_seg_cache(env, R_FS, 0, 0, 0xffff,
4619 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
4620 DESC_A_MASK);
4621 cpu_x86_load_seg_cache(env, R_GS, 0, 0, 0xffff,
4622 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
4623 DESC_A_MASK);
4624
4625 env->eip = 0xfff0;
4626 env->regs[R_EDX] = env->cpuid_version;
4627
4628 env->eflags = 0x2;
4629
4630 /* FPU init */
4631 for (i = 0; i < 8; i++) {
4632 env->fptags[i] = 1;
4633 }
4634 cpu_set_fpuc(env, 0x37f);
4635
4636 env->mxcsr = 0x1f80;
4637 /* All units are in INIT state. */
4638 env->xstate_bv = 0;
4639
4640 env->pat = 0x0007040600070406ULL;
4641 env->msr_ia32_misc_enable = MSR_IA32_MISC_ENABLE_DEFAULT;
4642
4643 memset(env->dr, 0, sizeof(env->dr));
4644 env->dr[6] = DR6_FIXED_1;
4645 env->dr[7] = DR7_FIXED_1;
4646 cpu_breakpoint_remove_all(s, BP_CPU);
4647 cpu_watchpoint_remove_all(s, BP_CPU);
4648
4649 cr4 = 0;
4650 xcr0 = XSTATE_FP_MASK;
4651
4652 #ifdef CONFIG_USER_ONLY
4653 /* Enable all the features for user-mode. */
4654 if (env->features[FEAT_1_EDX] & CPUID_SSE) {
4655 xcr0 |= XSTATE_SSE_MASK;
4656 }
4657 for (i = 2; i < ARRAY_SIZE(x86_ext_save_areas); i++) {
4658 const ExtSaveArea *esa = &x86_ext_save_areas[i];
4659 if (env->features[esa->feature] & esa->bits) {
4660 xcr0 |= 1ull << i;
4661 }
4662 }
4663
4664 if (env->features[FEAT_1_ECX] & CPUID_EXT_XSAVE) {
4665 cr4 |= CR4_OSFXSR_MASK | CR4_OSXSAVE_MASK;
4666 }
4667 if (env->features[FEAT_7_0_EBX] & CPUID_7_0_EBX_FSGSBASE) {
4668 cr4 |= CR4_FSGSBASE_MASK;
4669 }
4670 #endif
4671
4672 env->xcr0 = xcr0;
4673 cpu_x86_update_cr4(env, cr4);
4674
4675 /*
4676 * SDM 11.11.5 requires:
4677 * - IA32_MTRR_DEF_TYPE MSR.E = 0
4678 * - IA32_MTRR_PHYSMASKn.V = 0
4679 * All other bits are undefined. For simplification, zero it all.
4680 */
4681 env->mtrr_deftype = 0;
4682 memset(env->mtrr_var, 0, sizeof(env->mtrr_var));
4683 memset(env->mtrr_fixed, 0, sizeof(env->mtrr_fixed));
4684
4685 env->interrupt_injected = -1;
4686 env->exception_injected = -1;
4687 env->nmi_injected = false;
4688 #if !defined(CONFIG_USER_ONLY)
4689 /* We hard-wire the BSP to the first CPU. */
4690 apic_designate_bsp(cpu->apic_state, s->cpu_index == 0);
4691
4692 s->halted = !cpu_is_bsp(cpu);
4693
4694 if (kvm_enabled()) {
4695 kvm_arch_reset_vcpu(cpu);
4696 }
4697 else if (hvf_enabled()) {
4698 hvf_reset_vcpu(s);
4699 }
4700 #endif
4701 }
4702
4703 #ifndef CONFIG_USER_ONLY
4704 bool cpu_is_bsp(X86CPU *cpu)
4705 {
4706 return cpu_get_apic_base(cpu->apic_state) & MSR_IA32_APICBASE_BSP;
4707 }
4708
4709 /* TODO: remove me, when reset over QOM tree is implemented */
4710 static void x86_cpu_machine_reset_cb(void *opaque)
4711 {
4712 X86CPU *cpu = opaque;
4713 cpu_reset(CPU(cpu));
4714 }
4715 #endif
4716
4717 static void mce_init(X86CPU *cpu)
4718 {
4719 CPUX86State *cenv = &cpu->env;
4720 unsigned int bank;
4721
4722 if (((cenv->cpuid_version >> 8) & 0xf) >= 6
4723 && (cenv->features[FEAT_1_EDX] & (CPUID_MCE | CPUID_MCA)) ==
4724 (CPUID_MCE | CPUID_MCA)) {
4725 cenv->mcg_cap = MCE_CAP_DEF | MCE_BANKS_DEF |
4726 (cpu->enable_lmce ? MCG_LMCE_P : 0);
4727 cenv->mcg_ctl = ~(uint64_t)0;
4728 for (bank = 0; bank < MCE_BANKS_DEF; bank++) {
4729 cenv->mce_banks[bank * 4] = ~(uint64_t)0;
4730 }
4731 }
4732 }
4733
4734 #ifndef CONFIG_USER_ONLY
4735 APICCommonClass *apic_get_class(void)
4736 {
4737 const char *apic_type = "apic";
4738
4739 /* TODO: in-kernel irqchip for hvf */
4740 if (kvm_apic_in_kernel()) {
4741 apic_type = "kvm-apic";
4742 } else if (xen_enabled()) {
4743 apic_type = "xen-apic";
4744 }
4745
4746 return APIC_COMMON_CLASS(object_class_by_name(apic_type));
4747 }
4748
4749 static void x86_cpu_apic_create(X86CPU *cpu, Error **errp)
4750 {
4751 APICCommonState *apic;
4752 ObjectClass *apic_class = OBJECT_CLASS(apic_get_class());
4753
4754 cpu->apic_state = DEVICE(object_new(object_class_get_name(apic_class)));
4755
4756 object_property_add_child(OBJECT(cpu), "lapic",
4757 OBJECT(cpu->apic_state), &error_abort);
4758 object_unref(OBJECT(cpu->apic_state));
4759
4760 qdev_prop_set_uint32(cpu->apic_state, "id", cpu->apic_id);
4761 /* TODO: convert to link<> */
4762 apic = APIC_COMMON(cpu->apic_state);
4763 apic->cpu = cpu;
4764 apic->apicbase = APIC_DEFAULT_ADDRESS | MSR_IA32_APICBASE_ENABLE;
4765 }
4766
4767 static void x86_cpu_apic_realize(X86CPU *cpu, Error **errp)
4768 {
4769 APICCommonState *apic;
4770 static bool apic_mmio_map_once;
4771
4772 if (cpu->apic_state == NULL) {
4773 return;
4774 }
4775 object_property_set_bool(OBJECT(cpu->apic_state), true, "realized",
4776 errp);
4777
4778 /* Map APIC MMIO area */
4779 apic = APIC_COMMON(cpu->apic_state);
4780 if (!apic_mmio_map_once) {
4781 memory_region_add_subregion_overlap(get_system_memory(),
4782 apic->apicbase &
4783 MSR_IA32_APICBASE_BASE,
4784 &apic->io_memory,
4785 0x1000);
4786 apic_mmio_map_once = true;
4787 }
4788 }
4789
4790 static void x86_cpu_machine_done(Notifier *n, void *unused)
4791 {
4792 X86CPU *cpu = container_of(n, X86CPU, machine_done);
4793 MemoryRegion *smram =
4794 (MemoryRegion *) object_resolve_path("/machine/smram", NULL);
4795
4796 if (smram) {
4797 cpu->smram = g_new(MemoryRegion, 1);
4798 memory_region_init_alias(cpu->smram, OBJECT(cpu), "smram",
4799 smram, 0, 1ull << 32);
4800 memory_region_set_enabled(cpu->smram, true);
4801 memory_region_add_subregion_overlap(cpu->cpu_as_root, 0, cpu->smram, 1);
4802 }
4803 }
4804 #else
4805 static void x86_cpu_apic_realize(X86CPU *cpu, Error **errp)
4806 {
4807 }
4808 #endif
4809
4810 /* Note: Only safe for use on x86(-64) hosts */
4811 static uint32_t x86_host_phys_bits(void)
4812 {
4813 uint32_t eax;
4814 uint32_t host_phys_bits;
4815
4816 host_cpuid(0x80000000, 0, &eax, NULL, NULL, NULL);
4817 if (eax >= 0x80000008) {
4818 host_cpuid(0x80000008, 0, &eax, NULL, NULL, NULL);
4819 /* Note: According to AMD doc 25481 rev 2.34 they have a field
4820 * at 23:16 that can specify a maximum physical address bits for
4821 * the guest that can override this value; but I've not seen
4822 * anything with that set.
4823 */
4824 host_phys_bits = eax & 0xff;
4825 } else {
4826 /* It's an odd 64 bit machine that doesn't have the leaf for
4827 * physical address bits; fall back to 36 that's most older
4828 * Intel.
4829 */
4830 host_phys_bits = 36;
4831 }
4832
4833 return host_phys_bits;
4834 }
4835
4836 static void x86_cpu_adjust_level(X86CPU *cpu, uint32_t *min, uint32_t value)
4837 {
4838 if (*min < value) {
4839 *min = value;
4840 }
4841 }
4842
4843 /* Increase cpuid_min_{level,xlevel,xlevel2} automatically, if appropriate */
4844 static void x86_cpu_adjust_feat_level(X86CPU *cpu, FeatureWord w)
4845 {
4846 CPUX86State *env = &cpu->env;
4847 FeatureWordInfo *fi = &feature_word_info[w];
4848 uint32_t eax = fi->cpuid.eax;
4849 uint32_t region = eax & 0xF0000000;
4850
4851 assert(feature_word_info[w].type == CPUID_FEATURE_WORD);
4852 if (!env->features[w]) {
4853 return;
4854 }
4855
4856 switch (region) {
4857 case 0x00000000:
4858 x86_cpu_adjust_level(cpu, &env->cpuid_min_level, eax);
4859 break;
4860 case 0x80000000:
4861 x86_cpu_adjust_level(cpu, &env->cpuid_min_xlevel, eax);
4862 break;
4863 case 0xC0000000:
4864 x86_cpu_adjust_level(cpu, &env->cpuid_min_xlevel2, eax);
4865 break;
4866 }
4867 }
4868
4869 /* Calculate XSAVE components based on the configured CPU feature flags */
4870 static void x86_cpu_enable_xsave_components(X86CPU *cpu)
4871 {
4872 CPUX86State *env = &cpu->env;
4873 int i;
4874 uint64_t mask;
4875
4876 if (!(env->features[FEAT_1_ECX] & CPUID_EXT_XSAVE)) {
4877 return;
4878 }
4879
4880 mask = 0;
4881 for (i = 0; i < ARRAY_SIZE(x86_ext_save_areas); i++) {
4882 const ExtSaveArea *esa = &x86_ext_save_areas[i];
4883 if (env->features[esa->feature] & esa->bits) {
4884 mask |= (1ULL << i);
4885 }
4886 }
4887
4888 env->features[FEAT_XSAVE_COMP_LO] = mask;
4889 env->features[FEAT_XSAVE_COMP_HI] = mask >> 32;
4890 }
4891
4892 /***** Steps involved on loading and filtering CPUID data
4893 *
4894 * When initializing and realizing a CPU object, the steps
4895 * involved in setting up CPUID data are:
4896 *
4897 * 1) Loading CPU model definition (X86CPUDefinition). This is
4898 * implemented by x86_cpu_load_def() and should be completely
4899 * transparent, as it is done automatically by instance_init.
4900 * No code should need to look at X86CPUDefinition structs
4901 * outside instance_init.
4902 *
4903 * 2) CPU expansion. This is done by realize before CPUID
4904 * filtering, and will make sure host/accelerator data is
4905 * loaded for CPU models that depend on host capabilities
4906 * (e.g. "host"). Done by x86_cpu_expand_features().
4907 *
4908 * 3) CPUID filtering. This initializes extra data related to
4909 * CPUID, and checks if the host supports all capabilities
4910 * required by the CPU. Runnability of a CPU model is
4911 * determined at this step. Done by x86_cpu_filter_features().
4912 *
4913 * Some operations don't require all steps to be performed.
4914 * More precisely:
4915 *
4916 * - CPU instance creation (instance_init) will run only CPU
4917 * model loading. CPU expansion can't run at instance_init-time
4918 * because host/accelerator data may be not available yet.
4919 * - CPU realization will perform both CPU model expansion and CPUID
4920 * filtering, and return an error in case one of them fails.
4921 * - query-cpu-definitions needs to run all 3 steps. It needs
4922 * to run CPUID filtering, as the 'unavailable-features'
4923 * field is set based on the filtering results.
4924 * - The query-cpu-model-expansion QMP command only needs to run
4925 * CPU model loading and CPU expansion. It should not filter
4926 * any CPUID data based on host capabilities.
4927 */
4928
4929 /* Expand CPU configuration data, based on configured features
4930 * and host/accelerator capabilities when appropriate.
4931 */
4932 static void x86_cpu_expand_features(X86CPU *cpu, Error **errp)
4933 {
4934 CPUX86State *env = &cpu->env;
4935 FeatureWord w;
4936 GList *l;
4937 Error *local_err = NULL;
4938
4939 /*TODO: Now cpu->max_features doesn't overwrite features
4940 * set using QOM properties, and we can convert
4941 * plus_features & minus_features to global properties
4942 * inside x86_cpu_parse_featurestr() too.
4943 */
4944 if (cpu->max_features) {
4945 for (w = 0; w < FEATURE_WORDS; w++) {
4946 /* Override only features that weren't set explicitly
4947 * by the user.
4948 */
4949 env->features[w] |=
4950 x86_cpu_get_supported_feature_word(w, cpu->migratable) &
4951 ~env->user_features[w] & \
4952 ~feature_word_info[w].no_autoenable_flags;
4953 }
4954 }
4955
4956 for (l = plus_features; l; l = l->next) {
4957 const char *prop = l->data;
4958 object_property_set_bool(OBJECT(cpu), true, prop, &local_err);
4959 if (local_err) {
4960 goto out;
4961 }
4962 }
4963
4964 for (l = minus_features; l; l = l->next) {
4965 const char *prop = l->data;
4966 object_property_set_bool(OBJECT(cpu), false, prop, &local_err);
4967 if (local_err) {
4968 goto out;
4969 }
4970 }
4971
4972 if (!kvm_enabled() || !cpu->expose_kvm) {
4973 env->features[FEAT_KVM] = 0;
4974 }
4975
4976 x86_cpu_enable_xsave_components(cpu);
4977
4978 /* CPUID[EAX=7,ECX=0].EBX always increased level automatically: */
4979 x86_cpu_adjust_feat_level(cpu, FEAT_7_0_EBX);
4980 if (cpu->full_cpuid_auto_level) {
4981 x86_cpu_adjust_feat_level(cpu, FEAT_1_EDX);
4982 x86_cpu_adjust_feat_level(cpu, FEAT_1_ECX);
4983 x86_cpu_adjust_feat_level(cpu, FEAT_6_EAX);
4984 x86_cpu_adjust_feat_level(cpu, FEAT_7_0_ECX);
4985 x86_cpu_adjust_feat_level(cpu, FEAT_8000_0001_EDX);
4986 x86_cpu_adjust_feat_level(cpu, FEAT_8000_0001_ECX);
4987 x86_cpu_adjust_feat_level(cpu, FEAT_8000_0007_EDX);
4988 x86_cpu_adjust_feat_level(cpu, FEAT_8000_0008_EBX);
4989 x86_cpu_adjust_feat_level(cpu, FEAT_C000_0001_EDX);
4990 x86_cpu_adjust_feat_level(cpu, FEAT_SVM);
4991 x86_cpu_adjust_feat_level(cpu, FEAT_XSAVE);
4992 /* SVM requires CPUID[0x8000000A] */
4993 if (env->features[FEAT_8000_0001_ECX] & CPUID_EXT3_SVM) {
4994 x86_cpu_adjust_level(cpu, &env->cpuid_min_xlevel, 0x8000000A);
4995 }
4996
4997 /* SEV requires CPUID[0x8000001F] */
4998 if (sev_enabled()) {
4999 x86_cpu_adjust_level(cpu, &env->cpuid_min_xlevel, 0x8000001F);
5000 }
5001 }
5002
5003 /* Set cpuid_*level* based on cpuid_min_*level, if not explicitly set */
5004 if (env->cpuid_level == UINT32_MAX) {
5005 env->cpuid_level = env->cpuid_min_level;
5006 }
5007 if (env->cpuid_xlevel == UINT32_MAX) {
5008 env->cpuid_xlevel = env->cpuid_min_xlevel;
5009 }
5010 if (env->cpuid_xlevel2 == UINT32_MAX) {
5011 env->cpuid_xlevel2 = env->cpuid_min_xlevel2;
5012 }
5013
5014 out:
5015 if (local_err != NULL) {
5016 error_propagate(errp, local_err);
5017 }
5018 }
5019
5020 /*
5021 * Finishes initialization of CPUID data, filters CPU feature
5022 * words based on host availability of each feature.
5023 *
5024 * Returns: 0 if all flags are supported by the host, non-zero otherwise.
5025 */
5026 static int x86_cpu_filter_features(X86CPU *cpu)
5027 {
5028 CPUX86State *env = &cpu->env;
5029 FeatureWord w;
5030 int rv = 0;
5031
5032 for (w = 0; w < FEATURE_WORDS; w++) {
5033 uint32_t host_feat =
5034 x86_cpu_get_supported_feature_word(w, false);
5035 uint32_t requested_features = env->features[w];
5036 env->features[w] &= host_feat;
5037 cpu->filtered_features[w] = requested_features & ~env->features[w];
5038 if (cpu->filtered_features[w]) {
5039 rv = 1;
5040 }
5041 }
5042
5043 if ((env->features[FEAT_7_0_EBX] & CPUID_7_0_EBX_INTEL_PT) &&
5044 kvm_enabled()) {
5045 KVMState *s = CPU(cpu)->kvm_state;
5046 uint32_t eax_0 = kvm_arch_get_supported_cpuid(s, 0x14, 0, R_EAX);
5047 uint32_t ebx_0 = kvm_arch_get_supported_cpuid(s, 0x14, 0, R_EBX);
5048 uint32_t ecx_0 = kvm_arch_get_supported_cpuid(s, 0x14, 0, R_ECX);
5049 uint32_t eax_1 = kvm_arch_get_supported_cpuid(s, 0x14, 1, R_EAX);
5050 uint32_t ebx_1 = kvm_arch_get_supported_cpuid(s, 0x14, 1, R_EBX);
5051
5052 if (!eax_0 ||
5053 ((ebx_0 & INTEL_PT_MINIMAL_EBX) != INTEL_PT_MINIMAL_EBX) ||
5054 ((ecx_0 & INTEL_PT_MINIMAL_ECX) != INTEL_PT_MINIMAL_ECX) ||
5055 ((eax_1 & INTEL_PT_MTC_BITMAP) != INTEL_PT_MTC_BITMAP) ||
5056 ((eax_1 & INTEL_PT_ADDR_RANGES_NUM_MASK) <
5057 INTEL_PT_ADDR_RANGES_NUM) ||
5058 ((ebx_1 & (INTEL_PT_PSB_BITMAP | INTEL_PT_CYCLE_BITMAP)) !=
5059 (INTEL_PT_PSB_BITMAP | INTEL_PT_CYCLE_BITMAP)) ||
5060 (ecx_0 & INTEL_PT_IP_LIP)) {
5061 /*
5062 * Processor Trace capabilities aren't configurable, so if the
5063 * host can't emulate the capabilities we report on
5064 * cpu_x86_cpuid(), intel-pt can't be enabled on the current host.
5065 */
5066 env->features[FEAT_7_0_EBX] &= ~CPUID_7_0_EBX_INTEL_PT;
5067 cpu->filtered_features[FEAT_7_0_EBX] |= CPUID_7_0_EBX_INTEL_PT;
5068 rv = 1;
5069 }
5070 }
5071
5072 return rv;
5073 }
5074
5075 #define IS_INTEL_CPU(env) ((env)->cpuid_vendor1 == CPUID_VENDOR_INTEL_1 && \
5076 (env)->cpuid_vendor2 == CPUID_VENDOR_INTEL_2 && \
5077 (env)->cpuid_vendor3 == CPUID_VENDOR_INTEL_3)
5078 #define IS_AMD_CPU(env) ((env)->cpuid_vendor1 == CPUID_VENDOR_AMD_1 && \
5079 (env)->cpuid_vendor2 == CPUID_VENDOR_AMD_2 && \
5080 (env)->cpuid_vendor3 == CPUID_VENDOR_AMD_3)
5081 static void x86_cpu_realizefn(DeviceState *dev, Error **errp)
5082 {
5083 CPUState *cs = CPU(dev);
5084 X86CPU *cpu = X86_CPU(dev);
5085 X86CPUClass *xcc = X86_CPU_GET_CLASS(dev);
5086 CPUX86State *env = &cpu->env;
5087 Error *local_err = NULL;
5088 static bool ht_warned;
5089
5090 if (xcc->host_cpuid_required) {
5091 if (!accel_uses_host_cpuid()) {
5092 char *name = x86_cpu_class_get_model_name(xcc);
5093 error_setg(&local_err, "CPU model '%s' requires KVM", name);
5094 g_free(name);
5095 goto out;
5096 }
5097
5098 if (enable_cpu_pm) {
5099 host_cpuid(5, 0, &cpu->mwait.eax, &cpu->mwait.ebx,
5100 &cpu->mwait.ecx, &cpu->mwait.edx);
5101 env->features[FEAT_1_ECX] |= CPUID_EXT_MONITOR;
5102 }
5103 }
5104
5105 /* mwait extended info: needed for Core compatibility */
5106 /* We always wake on interrupt even if host does not have the capability */
5107 cpu->mwait.ecx |= CPUID_MWAIT_EMX | CPUID_MWAIT_IBE;
5108
5109 if (cpu->apic_id == UNASSIGNED_APIC_ID) {
5110 error_setg(errp, "apic-id property was not initialized properly");
5111 return;
5112 }
5113
5114 x86_cpu_expand_features(cpu, &local_err);
5115 if (local_err) {
5116 goto out;
5117 }
5118
5119 if (x86_cpu_filter_features(cpu) &&
5120 (cpu->check_cpuid || cpu->enforce_cpuid)) {
5121 x86_cpu_report_filtered_features(cpu);
5122 if (cpu->enforce_cpuid) {
5123 error_setg(&local_err,
5124 accel_uses_host_cpuid() ?
5125 "Host doesn't support requested features" :
5126 "TCG doesn't support requested features");
5127 goto out;
5128 }
5129 }
5130
5131 /* On AMD CPUs, some CPUID[8000_0001].EDX bits must match the bits on
5132 * CPUID[1].EDX.
5133 */
5134 if (IS_AMD_CPU(env)) {
5135 env->features[FEAT_8000_0001_EDX] &= ~CPUID_EXT2_AMD_ALIASES;
5136 env->features[FEAT_8000_0001_EDX] |= (env->features[FEAT_1_EDX]
5137 & CPUID_EXT2_AMD_ALIASES);
5138 }
5139
5140 /* For 64bit systems think about the number of physical bits to present.
5141 * ideally this should be the same as the host; anything other than matching
5142 * the host can cause incorrect guest behaviour.
5143 * QEMU used to pick the magic value of 40 bits that corresponds to
5144 * consumer AMD devices but nothing else.
5145 */
5146 if (env->features[FEAT_8000_0001_EDX] & CPUID_EXT2_LM) {
5147 if (accel_uses_host_cpuid()) {
5148 uint32_t host_phys_bits = x86_host_phys_bits();
5149 static bool warned;
5150
5151 if (cpu->host_phys_bits) {
5152 /* The user asked for us to use the host physical bits */
5153 cpu->phys_bits = host_phys_bits;
5154 }
5155
5156 /* Print a warning if the user set it to a value that's not the
5157 * host value.
5158 */
5159 if (cpu->phys_bits != host_phys_bits && cpu->phys_bits != 0 &&
5160 !warned) {
5161 warn_report("Host physical bits (%u)"
5162 " does not match phys-bits property (%u)",
5163 host_phys_bits, cpu->phys_bits);
5164 warned = true;
5165 }
5166
5167 if (cpu->phys_bits &&
5168 (cpu->phys_bits > TARGET_PHYS_ADDR_SPACE_BITS ||
5169 cpu->phys_bits < 32)) {
5170 error_setg(errp, "phys-bits should be between 32 and %u "
5171 " (but is %u)",
5172 TARGET_PHYS_ADDR_SPACE_BITS, cpu->phys_bits);
5173 return;
5174 }
5175 } else {
5176 if (cpu->phys_bits && cpu->phys_bits != TCG_PHYS_ADDR_BITS) {
5177 error_setg(errp, "TCG only supports phys-bits=%u",
5178 TCG_PHYS_ADDR_BITS);
5179 return;
5180 }
5181 }
5182 /* 0 means it was not explicitly set by the user (or by machine
5183 * compat_props or by the host code above). In this case, the default
5184 * is the value used by TCG (40).
5185 */
5186 if (cpu->phys_bits == 0) {
5187 cpu->phys_bits = TCG_PHYS_ADDR_BITS;
5188 }
5189 } else {
5190 /* For 32 bit systems don't use the user set value, but keep
5191 * phys_bits consistent with what we tell the guest.
5192 */
5193 if (cpu->phys_bits != 0) {
5194 error_setg(errp, "phys-bits is not user-configurable in 32 bit");
5195 return;
5196 }
5197
5198 if (env->features[FEAT_1_EDX] & CPUID_PSE36) {
5199 cpu->phys_bits = 36;
5200 } else {
5201 cpu->phys_bits = 32;
5202 }
5203 }
5204
5205 /* Cache information initialization */
5206 if (!cpu->legacy_cache) {
5207 if (!xcc->cpu_def || !xcc->cpu_def->cache_info) {
5208 char *name = x86_cpu_class_get_model_name(xcc);
5209 error_setg(errp,
5210 "CPU model '%s' doesn't support legacy-cache=off", name);
5211 g_free(name);
5212 return;
5213 }
5214 env->cache_info_cpuid2 = env->cache_info_cpuid4 = env->cache_info_amd =
5215 *xcc->cpu_def->cache_info;
5216 } else {
5217 /* Build legacy cache information */
5218 env->cache_info_cpuid2.l1d_cache = &legacy_l1d_cache;
5219 env->cache_info_cpuid2.l1i_cache = &legacy_l1i_cache;
5220 env->cache_info_cpuid2.l2_cache = &legacy_l2_cache_cpuid2;
5221 env->cache_info_cpuid2.l3_cache = &legacy_l3_cache;
5222
5223 env->cache_info_cpuid4.l1d_cache = &legacy_l1d_cache;
5224 env->cache_info_cpuid4.l1i_cache = &legacy_l1i_cache;
5225 env->cache_info_cpuid4.l2_cache = &legacy_l2_cache;
5226 env->cache_info_cpuid4.l3_cache = &legacy_l3_cache;
5227
5228 env->cache_info_amd.l1d_cache = &legacy_l1d_cache_amd;
5229 env->cache_info_amd.l1i_cache = &legacy_l1i_cache_amd;
5230 env->cache_info_amd.l2_cache = &legacy_l2_cache_amd;
5231 env->cache_info_amd.l3_cache = &legacy_l3_cache;
5232 }
5233
5234
5235 cpu_exec_realizefn(cs, &local_err);
5236 if (local_err != NULL) {
5237 error_propagate(errp, local_err);
5238 return;
5239 }
5240
5241 #ifndef CONFIG_USER_ONLY
5242 qemu_register_reset(x86_cpu_machine_reset_cb, cpu);
5243
5244 if (cpu->env.features[FEAT_1_EDX] & CPUID_APIC || smp_cpus > 1) {
5245 x86_cpu_apic_create(cpu, &local_err);
5246 if (local_err != NULL) {
5247 goto out;
5248 }
5249 }
5250 #endif
5251
5252 mce_init(cpu);
5253
5254 #ifndef CONFIG_USER_ONLY
5255 if (tcg_enabled()) {
5256 cpu->cpu_as_mem = g_new(MemoryRegion, 1);
5257 cpu->cpu_as_root = g_new(MemoryRegion, 1);
5258
5259 /* Outer container... */
5260 memory_region_init(cpu->cpu_as_root, OBJECT(cpu), "memory", ~0ull);
5261 memory_region_set_enabled(cpu->cpu_as_root, true);
5262
5263 /* ... with two regions inside: normal system memory with low
5264 * priority, and...
5265 */
5266 memory_region_init_alias(cpu->cpu_as_mem, OBJECT(cpu), "memory",
5267 get_system_memory(), 0, ~0ull);
5268 memory_region_add_subregion_overlap(cpu->cpu_as_root, 0, cpu->cpu_as_mem, 0);
5269 memory_region_set_enabled(cpu->cpu_as_mem, true);
5270
5271 cs->num_ases = 2;
5272 cpu_address_space_init(cs, 0, "cpu-memory", cs->memory);
5273 cpu_address_space_init(cs, 1, "cpu-smm", cpu->cpu_as_root);
5274
5275 /* ... SMRAM with higher priority, linked from /machine/smram. */
5276 cpu->machine_done.notify = x86_cpu_machine_done;
5277 qemu_add_machine_init_done_notifier(&cpu->machine_done);
5278 }
5279 #endif
5280
5281 qemu_init_vcpu(cs);
5282
5283 /*
5284 * Most Intel and certain AMD CPUs support hyperthreading. Even though QEMU
5285 * fixes this issue by adjusting CPUID_0000_0001_EBX and CPUID_8000_0008_ECX
5286 * based on inputs (sockets,cores,threads), it is still better to give
5287 * users a warning.
5288 *
5289 * NOTE: the following code has to follow qemu_init_vcpu(). Otherwise
5290 * cs->nr_threads hasn't be populated yet and the checking is incorrect.
5291 */
5292 if (IS_AMD_CPU(env) &&
5293 !(env->features[FEAT_8000_0001_ECX] & CPUID_EXT3_TOPOEXT) &&
5294 cs->nr_threads > 1 && !ht_warned) {
5295 warn_report("This family of AMD CPU doesn't support "
5296 "hyperthreading(%d)",
5297 cs->nr_threads);
5298 error_printf("Please configure -smp options properly"
5299 " or try enabling topoext feature.\n");
5300 ht_warned = true;
5301 }
5302
5303 x86_cpu_apic_realize(cpu, &local_err);
5304 if (local_err != NULL) {
5305 goto out;
5306 }
5307 cpu_reset(cs);
5308
5309 xcc->parent_realize(dev, &local_err);
5310
5311 out:
5312 if (local_err != NULL) {
5313 error_propagate(errp, local_err);
5314 return;
5315 }
5316 }
5317
5318 static void x86_cpu_unrealizefn(DeviceState *dev, Error **errp)
5319 {
5320 X86CPU *cpu = X86_CPU(dev);
5321 X86CPUClass *xcc = X86_CPU_GET_CLASS(dev);
5322 Error *local_err = NULL;
5323
5324 #ifndef CONFIG_USER_ONLY
5325 cpu_remove_sync(CPU(dev));
5326 qemu_unregister_reset(x86_cpu_machine_reset_cb, dev);
5327 #endif
5328
5329 if (cpu->apic_state) {
5330 object_unparent(OBJECT(cpu->apic_state));
5331 cpu->apic_state = NULL;
5332 }
5333
5334 xcc->parent_unrealize(dev, &local_err);
5335 if (local_err != NULL) {
5336 error_propagate(errp, local_err);
5337 return;
5338 }
5339 }
5340
5341 typedef struct BitProperty {
5342 FeatureWord w;
5343 uint32_t mask;
5344 } BitProperty;
5345
5346 static void x86_cpu_get_bit_prop(Object *obj, Visitor *v, const char *name,
5347 void *opaque, Error **errp)
5348 {
5349 X86CPU *cpu = X86_CPU(obj);
5350 BitProperty *fp = opaque;
5351 uint32_t f = cpu->env.features[fp->w];
5352 bool value = (f & fp->mask) == fp->mask;
5353 visit_type_bool(v, name, &value, errp);
5354 }
5355
5356 static void x86_cpu_set_bit_prop(Object *obj, Visitor *v, const char *name,
5357 void *opaque, Error **errp)
5358 {
5359 DeviceState *dev = DEVICE(obj);
5360 X86CPU *cpu = X86_CPU(obj);
5361 BitProperty *fp = opaque;
5362 Error *local_err = NULL;
5363 bool value;
5364
5365 if (dev->realized) {
5366 qdev_prop_set_after_realize(dev, name, errp);
5367 return;
5368 }
5369
5370 visit_type_bool(v, name, &value, &local_err);
5371 if (local_err) {
5372 error_propagate(errp, local_err);
5373 return;
5374 }
5375
5376 if (value) {
5377 cpu->env.features[fp->w] |= fp->mask;
5378 } else {
5379 cpu->env.features[fp->w] &= ~fp->mask;
5380 }
5381 cpu->env.user_features[fp->w] |= fp->mask;
5382 }
5383
5384 static void x86_cpu_release_bit_prop(Object *obj, const char *name,
5385 void *opaque)
5386 {
5387 BitProperty *prop = opaque;
5388 g_free(prop);
5389 }
5390
5391 /* Register a boolean property to get/set a single bit in a uint32_t field.
5392 *
5393 * The same property name can be registered multiple times to make it affect
5394 * multiple bits in the same FeatureWord. In that case, the getter will return
5395 * true only if all bits are set.
5396 */
5397 static void x86_cpu_register_bit_prop(X86CPU *cpu,
5398 const char *prop_name,
5399 FeatureWord w,
5400 int bitnr)
5401 {
5402 BitProperty *fp;
5403 ObjectProperty *op;
5404 uint32_t mask = (1UL << bitnr);
5405
5406 op = object_property_find(OBJECT(cpu), prop_name, NULL);
5407 if (op) {
5408 fp = op->opaque;
5409 assert(fp->w == w);
5410 fp->mask |= mask;
5411 } else {
5412 fp = g_new0(BitProperty, 1);
5413 fp->w = w;
5414 fp->mask = mask;
5415 object_property_add(OBJECT(cpu), prop_name, "bool",
5416 x86_cpu_get_bit_prop,
5417 x86_cpu_set_bit_prop,
5418 x86_cpu_release_bit_prop, fp, &error_abort);
5419 }
5420 }
5421
5422 static void x86_cpu_register_feature_bit_props(X86CPU *cpu,
5423 FeatureWord w,
5424 int bitnr)
5425 {
5426 FeatureWordInfo *fi = &feature_word_info[w];
5427 const char *name = fi->feat_names[bitnr];
5428
5429 if (!name) {
5430 return;
5431 }
5432
5433 /* Property names should use "-" instead of "_".
5434 * Old names containing underscores are registered as aliases
5435 * using object_property_add_alias()
5436 */
5437 assert(!strchr(name, '_'));
5438 /* aliases don't use "|" delimiters anymore, they are registered
5439 * manually using object_property_add_alias() */
5440 assert(!strchr(name, '|'));
5441 x86_cpu_register_bit_prop(cpu, name, w, bitnr);
5442 }
5443
5444 static GuestPanicInformation *x86_cpu_get_crash_info(CPUState *cs)
5445 {
5446 X86CPU *cpu = X86_CPU(cs);
5447 CPUX86State *env = &cpu->env;
5448 GuestPanicInformation *panic_info = NULL;
5449
5450 if (env->features[FEAT_HYPERV_EDX] & HV_GUEST_CRASH_MSR_AVAILABLE) {
5451 panic_info = g_malloc0(sizeof(GuestPanicInformation));
5452
5453 panic_info->type = GUEST_PANIC_INFORMATION_TYPE_HYPER_V;
5454
5455 assert(HV_CRASH_PARAMS >= 5);
5456 panic_info->u.hyper_v.arg1 = env->msr_hv_crash_params[0];
5457 panic_info->u.hyper_v.arg2 = env->msr_hv_crash_params[1];
5458 panic_info->u.hyper_v.arg3 = env->msr_hv_crash_params[2];
5459 panic_info->u.hyper_v.arg4 = env->msr_hv_crash_params[3];
5460 panic_info->u.hyper_v.arg5 = env->msr_hv_crash_params[4];
5461 }
5462
5463 return panic_info;
5464 }
5465 static void x86_cpu_get_crash_info_qom(Object *obj, Visitor *v,
5466 const char *name, void *opaque,
5467 Error **errp)
5468 {
5469 CPUState *cs = CPU(obj);
5470 GuestPanicInformation *panic_info;
5471
5472 if (!cs->crash_occurred) {
5473 error_setg(errp, "No crash occured");
5474 return;
5475 }
5476
5477 panic_info = x86_cpu_get_crash_info(cs);
5478 if (panic_info == NULL) {
5479 error_setg(errp, "No crash information");
5480 return;
5481 }
5482
5483 visit_type_GuestPanicInformation(v, "crash-information", &panic_info,
5484 errp);
5485 qapi_free_GuestPanicInformation(panic_info);
5486 }
5487
5488 static void x86_cpu_initfn(Object *obj)
5489 {
5490 CPUState *cs = CPU(obj);
5491 X86CPU *cpu = X86_CPU(obj);
5492 X86CPUClass *xcc = X86_CPU_GET_CLASS(obj);
5493 CPUX86State *env = &cpu->env;
5494 FeatureWord w;
5495
5496 cs->env_ptr = env;
5497
5498 object_property_add(obj, "family", "int",
5499 x86_cpuid_version_get_family,
5500 x86_cpuid_version_set_family, NULL, NULL, NULL);
5501 object_property_add(obj, "model", "int",
5502 x86_cpuid_version_get_model,
5503 x86_cpuid_version_set_model, NULL, NULL, NULL);
5504 object_property_add(obj, "stepping", "int",
5505 x86_cpuid_version_get_stepping,
5506 x86_cpuid_version_set_stepping, NULL, NULL, NULL);
5507 object_property_add_str(obj, "vendor",
5508 x86_cpuid_get_vendor,
5509 x86_cpuid_set_vendor, NULL);
5510 object_property_add_str(obj, "model-id",
5511 x86_cpuid_get_model_id,
5512 x86_cpuid_set_model_id, NULL);
5513 object_property_add(obj, "tsc-frequency", "int",
5514 x86_cpuid_get_tsc_freq,
5515 x86_cpuid_set_tsc_freq, NULL, NULL, NULL);
5516 object_property_add(obj, "feature-words", "X86CPUFeatureWordInfo",
5517 x86_cpu_get_feature_words,
5518 NULL, NULL, (void *)env->features, NULL);
5519 object_property_add(obj, "filtered-features", "X86CPUFeatureWordInfo",
5520 x86_cpu_get_feature_words,
5521 NULL, NULL, (void *)cpu->filtered_features, NULL);
5522
5523 object_property_add(obj, "crash-information", "GuestPanicInformation",
5524 x86_cpu_get_crash_info_qom, NULL, NULL, NULL, NULL);
5525
5526 cpu->hyperv_spinlock_attempts = HYPERV_SPINLOCK_NEVER_RETRY;
5527
5528 for (w = 0; w < FEATURE_WORDS; w++) {
5529 int bitnr;
5530
5531 for (bitnr = 0; bitnr < 32; bitnr++) {
5532 x86_cpu_register_feature_bit_props(cpu, w, bitnr);
5533 }
5534 }
5535
5536 object_property_add_alias(obj, "sse3", obj, "pni", &error_abort);
5537 object_property_add_alias(obj, "pclmuldq", obj, "pclmulqdq", &error_abort);
5538 object_property_add_alias(obj, "sse4-1", obj, "sse4.1", &error_abort);
5539 object_property_add_alias(obj, "sse4-2", obj, "sse4.2", &error_abort);
5540 object_property_add_alias(obj, "xd", obj, "nx", &error_abort);
5541 object_property_add_alias(obj, "ffxsr", obj, "fxsr-opt", &error_abort);
5542 object_property_add_alias(obj, "i64", obj, "lm", &error_abort);
5543
5544 object_property_add_alias(obj, "ds_cpl", obj, "ds-cpl", &error_abort);
5545 object_property_add_alias(obj, "tsc_adjust", obj, "tsc-adjust", &error_abort);
5546 object_property_add_alias(obj, "fxsr_opt", obj, "fxsr-opt", &error_abort);
5547 object_property_add_alias(obj, "lahf_lm", obj, "lahf-lm", &error_abort);
5548 object_property_add_alias(obj, "cmp_legacy", obj, "cmp-legacy", &error_abort);
5549 object_property_add_alias(obj, "nodeid_msr", obj, "nodeid-msr", &error_abort);
5550 object_property_add_alias(obj, "perfctr_core", obj, "perfctr-core", &error_abort);
5551 object_property_add_alias(obj, "perfctr_nb", obj, "perfctr-nb", &error_abort);
5552 object_property_add_alias(obj, "kvm_nopiodelay", obj, "kvm-nopiodelay", &error_abort);
5553 object_property_add_alias(obj, "kvm_mmu", obj, "kvm-mmu", &error_abort);
5554 object_property_add_alias(obj, "kvm_asyncpf", obj, "kvm-asyncpf", &error_abort);
5555 object_property_add_alias(obj, "kvm_steal_time", obj, "kvm-steal-time", &error_abort);
5556 object_property_add_alias(obj, "kvm_pv_eoi", obj, "kvm-pv-eoi", &error_abort);
5557 object_property_add_alias(obj, "kvm_pv_unhalt", obj, "kvm-pv-unhalt", &error_abort);
5558 object_property_add_alias(obj, "svm_lock", obj, "svm-lock", &error_abort);
5559 object_property_add_alias(obj, "nrip_save", obj, "nrip-save", &error_abort);
5560 object_property_add_alias(obj, "tsc_scale", obj, "tsc-scale", &error_abort);
5561 object_property_add_alias(obj, "vmcb_clean", obj, "vmcb-clean", &error_abort);
5562 object_property_add_alias(obj, "pause_filter", obj, "pause-filter", &error_abort);
5563 object_property_add_alias(obj, "sse4_1", obj, "sse4.1", &error_abort);
5564 object_property_add_alias(obj, "sse4_2", obj, "sse4.2", &error_abort);
5565
5566 if (xcc->cpu_def) {
5567 x86_cpu_load_def(cpu, xcc->cpu_def, &error_abort);
5568 }
5569 }
5570
5571 static int64_t x86_cpu_get_arch_id(CPUState *cs)
5572 {
5573 X86CPU *cpu = X86_CPU(cs);
5574
5575 return cpu->apic_id;
5576 }
5577
5578 static bool x86_cpu_get_paging_enabled(const CPUState *cs)
5579 {
5580 X86CPU *cpu = X86_CPU(cs);
5581
5582 return cpu->env.cr[0] & CR0_PG_MASK;
5583 }
5584
5585 static void x86_cpu_set_pc(CPUState *cs, vaddr value)
5586 {
5587 X86CPU *cpu = X86_CPU(cs);
5588
5589 cpu->env.eip = value;
5590 }
5591
5592 static void x86_cpu_synchronize_from_tb(CPUState *cs, TranslationBlock *tb)
5593 {
5594 X86CPU *cpu = X86_CPU(cs);
5595
5596 cpu->env.eip = tb->pc - tb->cs_base;
5597 }
5598
5599 int x86_cpu_pending_interrupt(CPUState *cs, int interrupt_request)
5600 {
5601 X86CPU *cpu = X86_CPU(cs);
5602 CPUX86State *env = &cpu->env;
5603
5604 #if !defined(CONFIG_USER_ONLY)
5605 if (interrupt_request & CPU_INTERRUPT_POLL) {
5606 return CPU_INTERRUPT_POLL;
5607 }
5608 #endif
5609 if (interrupt_request & CPU_INTERRUPT_SIPI) {
5610 return CPU_INTERRUPT_SIPI;
5611 }
5612
5613 if (env->hflags2 & HF2_GIF_MASK) {
5614 if ((interrupt_request & CPU_INTERRUPT_SMI) &&
5615 !(env->hflags & HF_SMM_MASK)) {
5616 return CPU_INTERRUPT_SMI;
5617 } else if ((interrupt_request & CPU_INTERRUPT_NMI) &&
5618 !(env->hflags2 & HF2_NMI_MASK)) {
5619 return CPU_INTERRUPT_NMI;
5620 } else if (interrupt_request & CPU_INTERRUPT_MCE) {
5621 return CPU_INTERRUPT_MCE;
5622 } else if ((interrupt_request & CPU_INTERRUPT_HARD) &&
5623 (((env->hflags2 & HF2_VINTR_MASK) &&
5624 (env->hflags2 & HF2_HIF_MASK)) ||
5625 (!(env->hflags2 & HF2_VINTR_MASK) &&
5626 (env->eflags & IF_MASK &&
5627 !(env->hflags & HF_INHIBIT_IRQ_MASK))))) {
5628 return CPU_INTERRUPT_HARD;
5629 #if !defined(CONFIG_USER_ONLY)
5630 } else if ((interrupt_request & CPU_INTERRUPT_VIRQ) &&
5631 (env->eflags & IF_MASK) &&
5632 !(env->hflags & HF_INHIBIT_IRQ_MASK)) {
5633 return CPU_INTERRUPT_VIRQ;
5634 #endif
5635 }
5636 }
5637
5638 return 0;
5639 }
5640
5641 static bool x86_cpu_has_work(CPUState *cs)
5642 {
5643 return x86_cpu_pending_interrupt(cs, cs->interrupt_request) != 0;
5644 }
5645
5646 static void x86_disas_set_info(CPUState *cs, disassemble_info *info)
5647 {
5648 X86CPU *cpu = X86_CPU(cs);
5649 CPUX86State *env = &cpu->env;
5650
5651 info->mach = (env->hflags & HF_CS64_MASK ? bfd_mach_x86_64
5652 : env->hflags & HF_CS32_MASK ? bfd_mach_i386_i386
5653 : bfd_mach_i386_i8086);
5654 info->print_insn = print_insn_i386;
5655
5656 info->cap_arch = CS_ARCH_X86;
5657 info->cap_mode = (env->hflags & HF_CS64_MASK ? CS_MODE_64
5658 : env->hflags & HF_CS32_MASK ? CS_MODE_32
5659 : CS_MODE_16);
5660 info->cap_insn_unit = 1;
5661 info->cap_insn_split = 8;
5662 }
5663
5664 void x86_update_hflags(CPUX86State *env)
5665 {
5666 uint32_t hflags;
5667 #define HFLAG_COPY_MASK \
5668 ~( HF_CPL_MASK | HF_PE_MASK | HF_MP_MASK | HF_EM_MASK | \
5669 HF_TS_MASK | HF_TF_MASK | HF_VM_MASK | HF_IOPL_MASK | \
5670 HF_OSFXSR_MASK | HF_LMA_MASK | HF_CS32_MASK | \
5671 HF_SS32_MASK | HF_CS64_MASK | HF_ADDSEG_MASK)
5672
5673 hflags = env->hflags & HFLAG_COPY_MASK;
5674 hflags |= (env->segs[R_SS].flags >> DESC_DPL_SHIFT) & HF_CPL_MASK;
5675 hflags |= (env->cr[0] & CR0_PE_MASK) << (HF_PE_SHIFT - CR0_PE_SHIFT);
5676 hflags |= (env->cr[0] << (HF_MP_SHIFT - CR0_MP_SHIFT)) &
5677 (HF_MP_MASK | HF_EM_MASK | HF_TS_MASK);
5678 hflags |= (env->eflags & (HF_TF_MASK | HF_VM_MASK | HF_IOPL_MASK));
5679
5680 if (env->cr[4] & CR4_OSFXSR_MASK) {
5681 hflags |= HF_OSFXSR_MASK;
5682 }
5683
5684 if (env->efer & MSR_EFER_LMA) {
5685 hflags |= HF_LMA_MASK;
5686 }
5687
5688 if ((hflags & HF_LMA_MASK) && (env->segs[R_CS].flags & DESC_L_MASK)) {
5689 hflags |= HF_CS32_MASK | HF_SS32_MASK | HF_CS64_MASK;
5690 } else {
5691 hflags |= (env->segs[R_CS].flags & DESC_B_MASK) >>
5692 (DESC_B_SHIFT - HF_CS32_SHIFT);
5693 hflags |= (env->segs[R_SS].flags & DESC_B_MASK) >>
5694 (DESC_B_SHIFT - HF_SS32_SHIFT);
5695 if (!(env->cr[0] & CR0_PE_MASK) || (env->eflags & VM_MASK) ||
5696 !(hflags & HF_CS32_MASK)) {
5697 hflags |= HF_ADDSEG_MASK;
5698 } else {
5699 hflags |= ((env->segs[R_DS].base | env->segs[R_ES].base |
5700 env->segs[R_SS].base) != 0) << HF_ADDSEG_SHIFT;
5701 }
5702 }
5703 env->hflags = hflags;
5704 }
5705
5706 static Property x86_cpu_properties[] = {
5707 #ifdef CONFIG_USER_ONLY
5708 /* apic_id = 0 by default for *-user, see commit 9886e834 */
5709 DEFINE_PROP_UINT32("apic-id", X86CPU, apic_id, 0),
5710 DEFINE_PROP_INT32("thread-id", X86CPU, thread_id, 0),
5711 DEFINE_PROP_INT32("core-id", X86CPU, core_id, 0),
5712 DEFINE_PROP_INT32("socket-id", X86CPU, socket_id, 0),
5713 #else
5714 DEFINE_PROP_UINT32("apic-id", X86CPU, apic_id, UNASSIGNED_APIC_ID),
5715 DEFINE_PROP_INT32("thread-id", X86CPU, thread_id, -1),
5716 DEFINE_PROP_INT32("core-id", X86CPU, core_id, -1),
5717 DEFINE_PROP_INT32("socket-id", X86CPU, socket_id, -1),
5718 #endif
5719 DEFINE_PROP_INT32("node-id", X86CPU, node_id, CPU_UNSET_NUMA_NODE_ID),
5720 DEFINE_PROP_BOOL("pmu", X86CPU, enable_pmu, false),
5721 { .name = "hv-spinlocks", .info = &qdev_prop_spinlocks },
5722 DEFINE_PROP_BOOL("hv-relaxed", X86CPU, hyperv_relaxed_timing, false),
5723 DEFINE_PROP_BOOL("hv-vapic", X86CPU, hyperv_vapic, false),
5724 DEFINE_PROP_BOOL("hv-time", X86CPU, hyperv_time, false),
5725 DEFINE_PROP_BOOL("hv-crash", X86CPU, hyperv_crash, false),
5726 DEFINE_PROP_BOOL("hv-reset", X86CPU, hyperv_reset, false),
5727 DEFINE_PROP_BOOL("hv-vpindex", X86CPU, hyperv_vpindex, false),
5728 DEFINE_PROP_BOOL("hv-runtime", X86CPU, hyperv_runtime, false),
5729 DEFINE_PROP_BOOL("hv-synic", X86CPU, hyperv_synic, false),
5730 DEFINE_PROP_BOOL("hv-stimer", X86CPU, hyperv_stimer, false),
5731 DEFINE_PROP_BOOL("hv-frequencies", X86CPU, hyperv_frequencies, false),
5732 DEFINE_PROP_BOOL("hv-reenlightenment", X86CPU, hyperv_reenlightenment, false),
5733 DEFINE_PROP_BOOL("hv-tlbflush", X86CPU, hyperv_tlbflush, false),
5734 DEFINE_PROP_BOOL("hv-evmcs", X86CPU, hyperv_evmcs, false),
5735 DEFINE_PROP_BOOL("hv-ipi", X86CPU, hyperv_ipi, false),
5736 DEFINE_PROP_BOOL("check", X86CPU, check_cpuid, true),
5737 DEFINE_PROP_BOOL("enforce", X86CPU, enforce_cpuid, false),
5738 DEFINE_PROP_BOOL("kvm", X86CPU, expose_kvm, true),
5739 DEFINE_PROP_UINT32("phys-bits", X86CPU, phys_bits, 0),
5740 DEFINE_PROP_BOOL("host-phys-bits", X86CPU, host_phys_bits, false),
5741 DEFINE_PROP_BOOL("fill-mtrr-mask", X86CPU, fill_mtrr_mask, true),
5742 DEFINE_PROP_UINT32("level", X86CPU, env.cpuid_level, UINT32_MAX),
5743 DEFINE_PROP_UINT32("xlevel", X86CPU, env.cpuid_xlevel, UINT32_MAX),
5744 DEFINE_PROP_UINT32("xlevel2", X86CPU, env.cpuid_xlevel2, UINT32_MAX),
5745 DEFINE_PROP_UINT32("min-level", X86CPU, env.cpuid_min_level, 0),
5746 DEFINE_PROP_UINT32("min-xlevel", X86CPU, env.cpuid_min_xlevel, 0),
5747 DEFINE_PROP_UINT32("min-xlevel2", X86CPU, env.cpuid_min_xlevel2, 0),
5748 DEFINE_PROP_BOOL("full-cpuid-auto-level", X86CPU, full_cpuid_auto_level, true),
5749 DEFINE_PROP_STRING("hv-vendor-id", X86CPU, hyperv_vendor_id),
5750 DEFINE_PROP_BOOL("cpuid-0xb", X86CPU, enable_cpuid_0xb, true),
5751 DEFINE_PROP_BOOL("lmce", X86CPU, enable_lmce, false),
5752 DEFINE_PROP_BOOL("l3-cache", X86CPU, enable_l3_cache, true),
5753 DEFINE_PROP_BOOL("kvm-no-smi-migration", X86CPU, kvm_no_smi_migration,
5754 false),
5755 DEFINE_PROP_BOOL("vmware-cpuid-freq", X86CPU, vmware_cpuid_freq, true),
5756 DEFINE_PROP_BOOL("tcg-cpuid", X86CPU, expose_tcg, true),
5757 DEFINE_PROP_BOOL("x-migrate-smi-count", X86CPU, migrate_smi_count,
5758 true),
5759 /*
5760 * lecacy_cache defaults to true unless the CPU model provides its
5761 * own cache information (see x86_cpu_load_def()).
5762 */
5763 DEFINE_PROP_BOOL("legacy-cache", X86CPU, legacy_cache, true),
5764
5765 /*
5766 * From "Requirements for Implementing the Microsoft
5767 * Hypervisor Interface":
5768 * https://docs.microsoft.com/en-us/virtualization/hyper-v-on-windows/reference/tlfs
5769 *
5770 * "Starting with Windows Server 2012 and Windows 8, if
5771 * CPUID.40000005.EAX contains a value of -1, Windows assumes that
5772 * the hypervisor imposes no specific limit to the number of VPs.
5773 * In this case, Windows Server 2012 guest VMs may use more than
5774 * 64 VPs, up to the maximum supported number of processors applicable
5775 * to the specific Windows version being used."
5776 */
5777 DEFINE_PROP_INT32("x-hv-max-vps", X86CPU, hv_max_vps, -1),
5778 DEFINE_PROP_BOOL("x-hv-synic-kvm-only", X86CPU, hyperv_synic_kvm_only,
5779 false),
5780 DEFINE_PROP_END_OF_LIST()
5781 };
5782
5783 static void x86_cpu_common_class_init(ObjectClass *oc, void *data)
5784 {
5785 X86CPUClass *xcc = X86_CPU_CLASS(oc);
5786 CPUClass *cc = CPU_CLASS(oc);
5787 DeviceClass *dc = DEVICE_CLASS(oc);
5788
5789 device_class_set_parent_realize(dc, x86_cpu_realizefn,
5790 &xcc->parent_realize);
5791 device_class_set_parent_unrealize(dc, x86_cpu_unrealizefn,
5792 &xcc->parent_unrealize);
5793 dc->props = x86_cpu_properties;
5794
5795 xcc->parent_reset = cc->reset;
5796 cc->reset = x86_cpu_reset;
5797 cc->reset_dump_flags = CPU_DUMP_FPU | CPU_DUMP_CCOP;
5798
5799 cc->class_by_name = x86_cpu_class_by_name;
5800 cc->parse_features = x86_cpu_parse_featurestr;
5801 cc->has_work = x86_cpu_has_work;
5802 #ifdef CONFIG_TCG
5803 cc->do_interrupt = x86_cpu_do_interrupt;
5804 cc->cpu_exec_interrupt = x86_cpu_exec_interrupt;
5805 #endif
5806 cc->dump_state = x86_cpu_dump_state;
5807 cc->get_crash_info = x86_cpu_get_crash_info;
5808 cc->set_pc = x86_cpu_set_pc;
5809 cc->synchronize_from_tb = x86_cpu_synchronize_from_tb;
5810 cc->gdb_read_register = x86_cpu_gdb_read_register;
5811 cc->gdb_write_register = x86_cpu_gdb_write_register;
5812 cc->get_arch_id = x86_cpu_get_arch_id;
5813 cc->get_paging_enabled = x86_cpu_get_paging_enabled;
5814 #ifdef CONFIG_USER_ONLY
5815 cc->handle_mmu_fault = x86_cpu_handle_mmu_fault;
5816 #else
5817 cc->asidx_from_attrs = x86_asidx_from_attrs;
5818 cc->get_memory_mapping = x86_cpu_get_memory_mapping;
5819 cc->get_phys_page_debug = x86_cpu_get_phys_page_debug;
5820 cc->write_elf64_note = x86_cpu_write_elf64_note;
5821 cc->write_elf64_qemunote = x86_cpu_write_elf64_qemunote;
5822 cc->write_elf32_note = x86_cpu_write_elf32_note;
5823 cc->write_elf32_qemunote = x86_cpu_write_elf32_qemunote;
5824 cc->vmsd = &vmstate_x86_cpu;
5825 #endif
5826 cc->gdb_arch_name = x86_gdb_arch_name;
5827 #ifdef TARGET_X86_64
5828 cc->gdb_core_xml_file = "i386-64bit.xml";
5829 cc->gdb_num_core_regs = 57;
5830 #else
5831 cc->gdb_core_xml_file = "i386-32bit.xml";
5832 cc->gdb_num_core_regs = 41;
5833 #endif
5834 #if defined(CONFIG_TCG) && !defined(CONFIG_USER_ONLY)
5835 cc->debug_excp_handler = breakpoint_handler;
5836 #endif
5837 cc->cpu_exec_enter = x86_cpu_exec_enter;
5838 cc->cpu_exec_exit = x86_cpu_exec_exit;
5839 #ifdef CONFIG_TCG
5840 cc->tcg_initialize = tcg_x86_init;
5841 #endif
5842 cc->disas_set_info = x86_disas_set_info;
5843
5844 dc->user_creatable = true;
5845 }
5846
5847 static const TypeInfo x86_cpu_type_info = {
5848 .name = TYPE_X86_CPU,
5849 .parent = TYPE_CPU,
5850 .instance_size = sizeof(X86CPU),
5851 .instance_init = x86_cpu_initfn,
5852 .abstract = true,
5853 .class_size = sizeof(X86CPUClass),
5854 .class_init = x86_cpu_common_class_init,
5855 };
5856
5857
5858 /* "base" CPU model, used by query-cpu-model-expansion */
5859 static void x86_cpu_base_class_init(ObjectClass *oc, void *data)
5860 {
5861 X86CPUClass *xcc = X86_CPU_CLASS(oc);
5862
5863 xcc->static_model = true;
5864 xcc->migration_safe = true;
5865 xcc->model_description = "base CPU model type with no features enabled";
5866 xcc->ordering = 8;
5867 }
5868
5869 static const TypeInfo x86_base_cpu_type_info = {
5870 .name = X86_CPU_TYPE_NAME("base"),
5871 .parent = TYPE_X86_CPU,
5872 .class_init = x86_cpu_base_class_init,
5873 };
5874
5875 static void x86_cpu_register_types(void)
5876 {
5877 int i;
5878
5879 type_register_static(&x86_cpu_type_info);
5880 for (i = 0; i < ARRAY_SIZE(builtin_x86_defs); i++) {
5881 x86_register_cpudef_type(&builtin_x86_defs[i]);
5882 }
5883 type_register_static(&max_x86_cpu_type_info);
5884 type_register_static(&x86_base_cpu_type_info);
5885 #if defined(CONFIG_KVM) || defined(CONFIG_HVF)
5886 type_register_static(&host_x86_cpu_type_info);
5887 #endif
5888 }
5889
5890 type_init(x86_cpu_register_types)
QEmu