hw/core: Add TCGCPUOps.record_sigsegv
[qemu.git] / .gitattributes
blob07f430e94419994ec7563a1a4dc01ee2095c7ab3
1 *.c.inc         diff=c
2 *.h.inc         diff=c
3 *.py            diff=python