hw/apic.c

   1 /*
   2  *  APIC support
   3  *
   4  *  Copyright (c) 2004-2005 Fabrice Bellard
   5  *
   6  * This library is free software; you can redistribute it and/or
   7  * modify it under the terms of the GNU Lesser General Public
   8  * License as published by the Free Software Foundation; either
   9  * version 2 of the License, or (at your option) any later version.
  10  *
  11  * This library is distributed in the hope that it will be useful,
  12  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
  14  * Lesser General Public License for more details.
  15  *
  16  * You should have received a copy of the GNU Lesser General Public
  17  * License along with this library; if not, see <http://www.gnu.org/licenses/>
  18  */
  19 #include "hw.h"
  20 #include "apic.h"
  21 #include "ioapic.h"
  22 #include "qemu-timer.h"
  23 #include "host-utils.h"
  24 #include "sysbus.h"
  25 #include "trace.h"
  26 #include "kvm.h"
  27
  28 /* APIC Local Vector Table */
  29 #define APIC_LVT_TIMER   0
  30 #define APIC_LVT_THERMAL 1
  31 #define APIC_LVT_PERFORM 2
  32 #define APIC_LVT_LINT0   3
  33 #define APIC_LVT_LINT1   4
  34 #define APIC_LVT_ERROR   5
  35 #define APIC_LVT_NB      6
  36
  37 /* APIC delivery modes */
  38 #define APIC_DM_FIXED   0
  39 #define APIC_DM_LOWPRI  1
  40 #define APIC_DM_SMI     2
  41 #define APIC_DM_NMI     4
  42 #define APIC_DM_INIT    5
  43 #define APIC_DM_SIPI    6
  44 #define APIC_DM_EXTINT  7
  45
  46 /* APIC destination mode */
  47 #define APIC_DESTMODE_FLAT      0xf
  48 #define APIC_DESTMODE_CLUSTER   1
  49
  50 #define APIC_TRIGGER_EDGE  0
  51 #define APIC_TRIGGER_LEVEL 1
  52
  53 #define APIC_LVT_TIMER_PERIODIC         (1<<17)
  54 #define APIC_LVT_MASKED                 (1<<16)
  55 #define APIC_LVT_LEVEL_TRIGGER          (1<<15)
  56 #define APIC_LVT_REMOTE_IRR             (1<<14)
  57 #define APIC_INPUT_POLARITY             (1<<13)
  58 #define APIC_SEND_PENDING               (1<<12)
  59
  60 #define ESR_ILLEGAL_ADDRESS (1 << 7)
  61
  62 #define APIC_SV_DIRECTED_IO             (1<<12)
  63 #define APIC_SV_ENABLE                  (1<<8)
  64
  65 #define MAX_APICS 255
  66 #define MAX_APIC_WORDS 8
  67
  68 /* Intel APIC constants: from include/asm/msidef.h */
  69 #define MSI_DATA_VECTOR_SHIFT           0
  70 #define MSI_DATA_VECTOR_MASK            0x000000ff
  71 #define MSI_DATA_DELIVERY_MODE_SHIFT    8
  72 #define MSI_DATA_TRIGGER_SHIFT          15
  73 #define MSI_DATA_LEVEL_SHIFT            14
  74 #define MSI_ADDR_DEST_MODE_SHIFT        2
  75 #define MSI_ADDR_DEST_ID_SHIFT          12
  76 #define MSI_ADDR_DEST_ID_MASK           0x00ffff0
  77
  78 #define MSI_ADDR_SIZE                   0x100000
  79
  80 typedef struct APICState APICState;
  81
  82 struct APICState {
  83     SysBusDevice busdev;
  84     MemoryRegion io_memory;
  85     void *cpu_env;
  86     uint32_t apicbase;
  87     uint8_t id;
  88     uint8_t arb_id;
  89     uint8_t tpr;
  90     uint32_t spurious_vec;
  91     uint8_t log_dest;
  92     uint8_t dest_mode;
  93     uint32_t isr[8];  /* in service register */
  94     uint32_t tmr[8];  /* trigger mode register */
  95     uint32_t irr[8]; /* interrupt request register */
  96     uint32_t lvt[APIC_LVT_NB];
  97     uint32_t esr; /* error register */
  98     uint32_t icr[2];
  99
 100     uint32_t divide_conf;
 101     int count_shift;
 102     uint32_t initial_count;
 103     int64_t initial_count_load_time, next_time;
 104     uint32_t idx;
 105     QEMUTimer *timer;
 106     int sipi_vector;
 107     int wait_for_sipi;
 108 };
 109
 110 static APICState *local_apics[MAX_APICS + 1];
 111 static int apic_irq_delivered;
 112
 113 static void apic_set_irq(APICState *s, int vector_num, int trigger_mode);
 114 static void apic_update_irq(APICState *s);
 115 static void apic_get_delivery_bitmask(uint32_t *deliver_bitmask,
 116                                       uint8_t dest, uint8_t dest_mode);
 117
 118 /* Find first bit starting from msb */
 119 static int fls_bit(uint32_t value)
 120 {
 121     return 31 - clz32(value);
 122 }
 123
 124 /* Find first bit starting from lsb */
 125 static int ffs_bit(uint32_t value)
 126 {
 127     return ctz32(value);
 128 }
 129
 130 static inline void set_bit(uint32_t *tab, int index)
 131 {
 132     int i, mask;
 133     i = index >> 5;
 134     mask = 1 << (index & 0x1f);
 135     tab[i] |= mask;
 136 }
 137
 138 static inline void reset_bit(uint32_t *tab, int index)
 139 {
 140     int i, mask;
 141     i = index >> 5;
 142     mask = 1 << (index & 0x1f);
 143     tab[i] &= ~mask;
 144 }
 145
 146 static inline int get_bit(uint32_t *tab, int index)
 147 {
 148     int i, mask;
 149     i = index >> 5;
 150     mask = 1 << (index & 0x1f);
 151     return !!(tab[i] & mask);
 152 }
 153
 154 static void apic_local_deliver(APICState *s, int vector)
 155 {
 156     uint32_t lvt = s->lvt[vector];
 157     int trigger_mode;
 158
 159     trace_apic_local_deliver(vector, (lvt >> 8) & 7);
 160
 161     if (lvt & APIC_LVT_MASKED)
 162         return;
 163
 164     switch ((lvt >> 8) & 7) {
 165     case APIC_DM_SMI:
 166         cpu_interrupt(s->cpu_env, CPU_INTERRUPT_SMI);
 167         break;
 168
 169     case APIC_DM_NMI:
 170         cpu_interrupt(s->cpu_env, CPU_INTERRUPT_NMI);
 171         break;
 172
 173     case APIC_DM_EXTINT:
 174         cpu_interrupt(s->cpu_env, CPU_INTERRUPT_HARD);
 175         break;
 176
 177     case APIC_DM_FIXED:
 178         trigger_mode = APIC_TRIGGER_EDGE;
 179         if ((vector == APIC_LVT_LINT0 || vector == APIC_LVT_LINT1) &&
 180             (lvt & APIC_LVT_LEVEL_TRIGGER))
 181             trigger_mode = APIC_TRIGGER_LEVEL;
 182         apic_set_irq(s, lvt & 0xff, trigger_mode);
 183     }
 184 }
 185
 186 void apic_deliver_pic_intr(DeviceState *d, int level)
 187 {
 188     APICState *s = DO_UPCAST(APICState, busdev.qdev, d);
 189
 190     if (level) {
 191         apic_local_deliver(s, APIC_LVT_LINT0);
 192     } else {
 193         uint32_t lvt = s->lvt[APIC_LVT_LINT0];
 194
 195         switch ((lvt >> 8) & 7) {
 196         case APIC_DM_FIXED:
 197             if (!(lvt & APIC_LVT_LEVEL_TRIGGER))
 198                 break;
 199             reset_bit(s->irr, lvt & 0xff);
 200             /* fall through */
 201         case APIC_DM_EXTINT:
 202             cpu_reset_interrupt(s->cpu_env, CPU_INTERRUPT_HARD);
 203             break;
 204         }
 205     }
 206 }
 207
 208 #define foreach_apic(apic, deliver_bitmask, code) \
 209 {\
 210     int __i, __j, __mask;\
 211     for(__i = 0; __i < MAX_APIC_WORDS; __i++) {\
 212         __mask = deliver_bitmask[__i];\
 213         if (__mask) {\
 214             for(__j = 0; __j < 32; __j++) {\
 215                 if (__mask & (1 << __j)) {\
 216                     apic = local_apics[__i * 32 + __j];\
 217                     if (apic) {\
 218                         code;\
 219                     }\
 220                 }\
 221             }\
 222         }\
 223     }\
 224 }
 225
 226 static void apic_bus_deliver(const uint32_t *deliver_bitmask,
 227                              uint8_t delivery_mode,
 228                              uint8_t vector_num, uint8_t polarity,
 229                              uint8_t trigger_mode)
 230 {
 231     APICState *apic_iter;
 232
 233     switch (delivery_mode) {
 234         case APIC_DM_LOWPRI:
 235             /* XXX: search for focus processor, arbitration */
 236             {
 237                 int i, d;
 238                 d = -1;
 239                 for(i = 0; i < MAX_APIC_WORDS; i++) {
 240                     if (deliver_bitmask[i]) {
 241                         d = i * 32 + ffs_bit(deliver_bitmask[i]);
 242                         break;
 243                     }
 244                 }
 245                 if (d >= 0) {
 246                     apic_iter = local_apics[d];
 247                     if (apic_iter) {
 248                         apic_set_irq(apic_iter, vector_num, trigger_mode);
 249                     }
 250                 }
 251             }
 252             return;
 253
 254         case APIC_DM_FIXED:
 255             break;
 256
 257         case APIC_DM_SMI:
 258             foreach_apic(apic_iter, deliver_bitmask,
 259                 cpu_interrupt(apic_iter->cpu_env, CPU_INTERRUPT_SMI) );
 260             return;
 261
 262         case APIC_DM_NMI:
 263             foreach_apic(apic_iter, deliver_bitmask,
 264                 cpu_interrupt(apic_iter->cpu_env, CPU_INTERRUPT_NMI) );
 265             return;
 266
 267         case APIC_DM_INIT:
 268             /* normal INIT IPI sent to processors */
 269             foreach_apic(apic_iter, deliver_bitmask,
 270                          cpu_interrupt(apic_iter->cpu_env, CPU_INTERRUPT_INIT) );
 271             return;
 272
 273         case APIC_DM_EXTINT:
 274             /* handled in I/O APIC code */
 275             break;
 276
 277         default:
 278             return;
 279     }
 280
 281     foreach_apic(apic_iter, deliver_bitmask,
 282                  apic_set_irq(apic_iter, vector_num, trigger_mode) );
 283 }
 284
 285 void apic_deliver_irq(uint8_t dest, uint8_t dest_mode,
 286                       uint8_t delivery_mode, uint8_t vector_num,
 287                       uint8_t polarity, uint8_t trigger_mode)
 288 {
 289     uint32_t deliver_bitmask[MAX_APIC_WORDS];
 290
 291     trace_apic_deliver_irq(dest, dest_mode, delivery_mode, vector_num,
 292                            polarity, trigger_mode);
 293
 294     apic_get_delivery_bitmask(deliver_bitmask, dest, dest_mode);
 295     apic_bus_deliver(deliver_bitmask, delivery_mode, vector_num, polarity,
 296                      trigger_mode);
 297 }
 298
 299 void cpu_set_apic_base(DeviceState *d, uint64_t val)
 300 {
 301     APICState *s = DO_UPCAST(APICState, busdev.qdev, d);
 302
 303     trace_cpu_set_apic_base(val);
 304
 305     if (!s)
 306         return;
 307     if (kvm_enabled() && kvm_irqchip_in_kernel())
 308         s->apicbase = val;
 309     else
 310         s->apicbase = (val & 0xfffff000) |
 311             (s->apicbase & (MSR_IA32_APICBASE_BSP | MSR_IA32_APICBASE_ENABLE));
 312     /* if disabled, cannot be enabled again */
 313     if (!(val & MSR_IA32_APICBASE_ENABLE)) {
 314         s->apicbase &= ~MSR_IA32_APICBASE_ENABLE;
 315         cpu_clear_apic_feature(s->cpu_env);
 316         s->spurious_vec &= ~APIC_SV_ENABLE;
 317     }
 318 }
 319
 320 uint64_t cpu_get_apic_base(DeviceState *d)
 321 {
 322     APICState *s = DO_UPCAST(APICState, busdev.qdev, d);
 323
 324     trace_cpu_get_apic_base(s ? (uint64_t)s->apicbase: 0);
 325
 326     return s ? s->apicbase : 0;
 327 }
 328
 329 void cpu_set_apic_tpr(DeviceState *d, uint8_t val)
 330 {
 331     APICState *s = DO_UPCAST(APICState, busdev.qdev, d);
 332
 333     if (!s)
 334         return;
 335     s->tpr = (val & 0x0f) << 4;
 336     apic_update_irq(s);
 337 }
 338
 339 uint8_t cpu_get_apic_tpr(DeviceState *d)
 340 {
 341     APICState *s = DO_UPCAST(APICState, busdev.qdev, d);
 342
 343     return s ? s->tpr >> 4 : 0;
 344 }
 345
 346 /* return -1 if no bit is set */
 347 static int get_highest_priority_int(uint32_t *tab)
 348 {
 349     int i;
 350     for(i = 7; i >= 0; i--) {
 351         if (tab[i] != 0) {
 352             return i * 32 + fls_bit(tab[i]);
 353         }
 354     }
 355     return -1;
 356 }
 357
 358 static int apic_get_ppr(APICState *s)
 359 {
 360     int tpr, isrv, ppr;
 361
 362     tpr = (s->tpr >> 4);
 363     isrv = get_highest_priority_int(s->isr);
 364     if (isrv < 0)
 365         isrv = 0;
 366     isrv >>= 4;
 367     if (tpr >= isrv)
 368         ppr = s->tpr;
 369     else
 370         ppr = isrv << 4;
 371     return ppr;
 372 }
 373
 374 static int apic_get_arb_pri(APICState *s)
 375 {
 376     /* XXX: arbitration */
 377     return 0;
 378 }
 379
 380
 381 /*
 382  * <0 - low prio interrupt,
 383  * 0  - no interrupt,
 384  * >0 - interrupt number
 385  */
 386 static int apic_irq_pending(APICState *s)
 387 {
 388     int irrv, ppr;
 389     irrv = get_highest_priority_int(s->irr);
 390     if (irrv < 0) {
 391         return 0;
 392     }
 393     ppr = apic_get_ppr(s);
 394     if (ppr && (irrv & 0xf0) <= (ppr & 0xf0)) {
 395         return -1;
 396     }
 397
 398     return irrv;
 399 }
 400
 401 /* signal the CPU if an irq is pending */
 402 static void apic_update_irq(APICState *s)
 403 {
 404     if (!(s->spurious_vec & APIC_SV_ENABLE)) {
 405         return;
 406     }
 407     if (apic_irq_pending(s) > 0) {
 408         cpu_interrupt(s->cpu_env, CPU_INTERRUPT_HARD);
 409     }
 410 }
 411
 412 void apic_reset_irq_delivered(void)
 413 {
 414     trace_apic_reset_irq_delivered(apic_irq_delivered);
 415
 416     apic_irq_delivered = 0;
 417 }
 418
 419 int apic_get_irq_delivered(void)
 420 {
 421     trace_apic_get_irq_delivered(apic_irq_delivered);
 422
 423     return apic_irq_delivered;
 424 }
 425
 426 void apic_set_irq_delivered(void)
 427 {
 428     apic_irq_delivered = 1;
 429 }
 430
 431 static void apic_set_irq(APICState *s, int vector_num, int trigger_mode)
 432 {
 433     apic_irq_delivered += !get_bit(s->irr, vector_num);
 434
 435     trace_apic_set_irq(apic_irq_delivered);
 436
 437     set_bit(s->irr, vector_num);
 438     if (trigger_mode)
 439         set_bit(s->tmr, vector_num);
 440     else
 441         reset_bit(s->tmr, vector_num);
 442     apic_update_irq(s);
 443 }
 444
 445 static void apic_eoi(APICState *s)
 446 {
 447     int isrv;
 448     isrv = get_highest_priority_int(s->isr);
 449     if (isrv < 0)
 450         return;
 451     reset_bit(s->isr, isrv);
 452     if (!(s->spurious_vec & APIC_SV_DIRECTED_IO) && get_bit(s->tmr, isrv)) {
 453         ioapic_eoi_broadcast(isrv);
 454     }
 455     apic_update_irq(s);
 456 }
 457
 458 static int apic_find_dest(uint8_t dest)
 459 {
 460     APICState *apic = local_apics[dest];
 461     int i;
 462
 463     if (apic && apic->id == dest)
 464         return dest;  /* shortcut in case apic->id == apic->idx */
 465
 466     for (i = 0; i < MAX_APICS; i++) {
 467         apic = local_apics[i];
 468         if (apic && apic->id == dest)
 469             return i;
 470         if (!apic)
 471             break;
 472     }
 473
 474     return -1;
 475 }
 476
 477 static void apic_get_delivery_bitmask(uint32_t *deliver_bitmask,
 478                                       uint8_t dest, uint8_t dest_mode)
 479 {
 480     APICState *apic_iter;
 481     int i;
 482
 483     if (dest_mode == 0) {
 484         if (dest == 0xff) {
 485             memset(deliver_bitmask, 0xff, MAX_APIC_WORDS * sizeof(uint32_t));
 486         } else {
 487             int idx = apic_find_dest(dest);
 488             memset(deliver_bitmask, 0x00, MAX_APIC_WORDS * sizeof(uint32_t));
 489             if (idx >= 0)
 490                 set_bit(deliver_bitmask, idx);
 491         }
 492     } else {
 493         /* XXX: cluster mode */
 494         memset(deliver_bitmask, 0x00, MAX_APIC_WORDS * sizeof(uint32_t));
 495         for(i = 0; i < MAX_APICS; i++) {
 496             apic_iter = local_apics[i];
 497             if (apic_iter) {
 498                 if (apic_iter->dest_mode == 0xf) {
 499                     if (dest & apic_iter->log_dest)
 500                         set_bit(deliver_bitmask, i);
 501                 } else if (apic_iter->dest_mode == 0x0) {
 502                     if ((dest & 0xf0) == (apic_iter->log_dest & 0xf0) &&
 503                         (dest & apic_iter->log_dest & 0x0f)) {
 504                         set_bit(deliver_bitmask, i);
 505                     }
 506                 }
 507             } else {
 508                 break;
 509             }
 510         }
 511     }
 512 }
 513
 514 void apic_init_reset(DeviceState *d)
 515 {
 516     APICState *s = DO_UPCAST(APICState, busdev.qdev, d);
 517     int i;
 518
 519     if (!s)
 520         return;
 521
 522     s->tpr = 0;
 523     s->spurious_vec = 0xff;
 524     s->log_dest = 0;
 525     s->dest_mode = 0xf;
 526     memset(s->isr, 0, sizeof(s->isr));
 527     memset(s->tmr, 0, sizeof(s->tmr));
 528     memset(s->irr, 0, sizeof(s->irr));
 529     for(i = 0; i < APIC_LVT_NB; i++)
 530         s->lvt[i] = 1 << 16; /* mask LVT */
 531     s->esr = 0;
 532     memset(s->icr, 0, sizeof(s->icr));
 533     s->divide_conf = 0;
 534     s->count_shift = 0;
 535     s->initial_count = 0;
 536     s->initial_count_load_time = 0;
 537     s->next_time = 0;
 538     s->wait_for_sipi = 1;
 539 }
 540
 541 static void apic_startup(APICState *s, int vector_num)
 542 {
 543     s->sipi_vector = vector_num;
 544     cpu_interrupt(s->cpu_env, CPU_INTERRUPT_SIPI);
 545 }
 546
 547 void apic_sipi(DeviceState *d)
 548 {
 549     APICState *s = DO_UPCAST(APICState, busdev.qdev, d);
 550
 551     cpu_reset_interrupt(s->cpu_env, CPU_INTERRUPT_SIPI);
 552
 553     if (!s->wait_for_sipi)
 554         return;
 555     cpu_x86_load_seg_cache_sipi(s->cpu_env, s->sipi_vector);
 556     s->wait_for_sipi = 0;
 557 }
 558
 559 static void apic_deliver(DeviceState *d, uint8_t dest, uint8_t dest_mode,
 560                          uint8_t delivery_mode, uint8_t vector_num,
 561                          uint8_t polarity, uint8_t trigger_mode)
 562 {
 563     APICState *s = DO_UPCAST(APICState, busdev.qdev, d);
 564     uint32_t deliver_bitmask[MAX_APIC_WORDS];
 565     int dest_shorthand = (s->icr[0] >> 18) & 3;
 566     APICState *apic_iter;
 567
 568     switch (dest_shorthand) {
 569     case 0:
 570         apic_get_delivery_bitmask(deliver_bitmask, dest, dest_mode);
 571         break;
 572     case 1:
 573         memset(deliver_bitmask, 0x00, sizeof(deliver_bitmask));
 574         set_bit(deliver_bitmask, s->idx);
 575         break;
 576     case 2:
 577         memset(deliver_bitmask, 0xff, sizeof(deliver_bitmask));
 578         break;
 579     case 3:
 580         memset(deliver_bitmask, 0xff, sizeof(deliver_bitmask));
 581         reset_bit(deliver_bitmask, s->idx);
 582         break;
 583     }
 584
 585     switch (delivery_mode) {
 586         case APIC_DM_INIT:
 587             {
 588                 int trig_mode = (s->icr[0] >> 15) & 1;
 589                 int level = (s->icr[0] >> 14) & 1;
 590                 if (level == 0 && trig_mode == 1) {
 591                     foreach_apic(apic_iter, deliver_bitmask,
 592                                  apic_iter->arb_id = apic_iter->id );
 593                     return;
 594                 }
 595             }
 596             break;
 597
 598         case APIC_DM_SIPI:
 599             foreach_apic(apic_iter, deliver_bitmask,
 600                          apic_startup(apic_iter, vector_num) );
 601             return;
 602     }
 603
 604     apic_bus_deliver(deliver_bitmask, delivery_mode, vector_num, polarity,
 605                      trigger_mode);
 606 }
 607
 608 int apic_get_interrupt(DeviceState *d)
 609 {
 610     APICState *s = DO_UPCAST(APICState, busdev.qdev, d);
 611     int intno;
 612
 613     /* if the APIC is installed or enabled, we let the 8259 handle the
 614        IRQs */
 615     if (!s)
 616         return -1;
 617     if (!(s->spurious_vec & APIC_SV_ENABLE))
 618         return -1;
 619
 620     intno = apic_irq_pending(s);
 621
 622     if (intno == 0) {
 623         return -1;
 624     } else if (intno < 0) {
 625         return s->spurious_vec & 0xff;
 626     }
 627     reset_bit(s->irr, intno);
 628     set_bit(s->isr, intno);
 629     apic_update_irq(s);
 630     return intno;
 631 }
 632
 633 int apic_accept_pic_intr(DeviceState *d)
 634 {
 635     APICState *s = DO_UPCAST(APICState, busdev.qdev, d);
 636     uint32_t lvt0;
 637
 638     if (!s)
 639         return -1;
 640
 641     lvt0 = s->lvt[APIC_LVT_LINT0];
 642
 643     if ((s->apicbase & MSR_IA32_APICBASE_ENABLE) == 0 ||
 644         (lvt0 & APIC_LVT_MASKED) == 0)
 645         return 1;
 646
 647     return 0;
 648 }
 649
 650 static uint32_t apic_get_current_count(APICState *s)
 651 {
 652     int64_t d;
 653     uint32_t val;
 654     d = (qemu_get_clock_ns(vm_clock) - s->initial_count_load_time) >>
 655         s->count_shift;
 656     if (s->lvt[APIC_LVT_TIMER] & APIC_LVT_TIMER_PERIODIC) {
 657         /* periodic */
 658         val = s->initial_count - (d % ((uint64_t)s->initial_count + 1));
 659     } else {
 660         if (d >= s->initial_count)
 661             val = 0;
 662         else
 663             val = s->initial_count - d;
 664     }
 665     return val;
 666 }
 667
 668 static void apic_timer_update(APICState *s, int64_t current_time)
 669 {
 670     int64_t next_time, d;
 671
 672     if (!(s->lvt[APIC_LVT_TIMER] & APIC_LVT_MASKED)) {
 673         d = (current_time - s->initial_count_load_time) >>
 674             s->count_shift;
 675         if (s->lvt[APIC_LVT_TIMER] & APIC_LVT_TIMER_PERIODIC) {
 676             if (!s->initial_count)
 677                 goto no_timer;
 678             d = ((d / ((uint64_t)s->initial_count + 1)) + 1) * ((uint64_t)s->initial_count + 1);
 679         } else {
 680             if (d >= s->initial_count)
 681                 goto no_timer;
 682             d = (uint64_t)s->initial_count + 1;
 683         }
 684         next_time = s->initial_count_load_time + (d << s->count_shift);
 685         qemu_mod_timer(s->timer, next_time);
 686         s->next_time = next_time;
 687     } else {
 688     no_timer:
 689         qemu_del_timer(s->timer);
 690     }
 691 }
 692
 693 static void apic_timer(void *opaque)
 694 {
 695     APICState *s = opaque;
 696
 697     apic_local_deliver(s, APIC_LVT_TIMER);
 698     apic_timer_update(s, s->next_time);
 699 }
 700
 701 static uint32_t apic_mem_readb(void *opaque, target_phys_addr_t addr)
 702 {
 703     return 0;
 704 }
 705
 706 static uint32_t apic_mem_readw(void *opaque, target_phys_addr_t addr)
 707 {
 708     return 0;
 709 }
 710
 711 static void apic_mem_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)
 712 {
 713 }
 714
 715 static void apic_mem_writew(void *opaque, target_phys_addr_t addr, uint32_t val)
 716 {
 717 }
 718
 719 static uint32_t apic_mem_readl(void *opaque, target_phys_addr_t addr)
 720 {
 721     DeviceState *d;
 722     APICState *s;
 723     uint32_t val;
 724     int index;
 725
 726     d = cpu_get_current_apic();
 727     if (!d) {
 728         return 0;
 729     }
 730     s = DO_UPCAST(APICState, busdev.qdev, d);
 731
 732     index = (addr >> 4) & 0xff;
 733     switch(index) {
 734     case 0x02: /* id */
 735         val = s->id << 24;
 736         break;
 737     case 0x03: /* version */
 738         val = 0x11 | ((APIC_LVT_NB - 1) << 16); /* version 0x11 */
 739         break;
 740     case 0x08:
 741         val = s->tpr;
 742         break;
 743     case 0x09:
 744         val = apic_get_arb_pri(s);
 745         break;
 746     case 0x0a:
 747         /* ppr */
 748         val = apic_get_ppr(s);
 749         break;
 750     case 0x0b:
 751         val = 0;
 752         break;
 753     case 0x0d:
 754         val = s->log_dest << 24;
 755         break;
 756     case 0x0e:
 757         val = s->dest_mode << 28;
 758         break;
 759     case 0x0f:
 760         val = s->spurious_vec;
 761         break;
 762     case 0x10 ... 0x17:
 763         val = s->isr[index & 7];
 764         break;
 765     case 0x18 ... 0x1f:
 766         val = s->tmr[index & 7];
 767         break;
 768     case 0x20 ... 0x27:
 769         val = s->irr[index & 7];
 770         break;
 771     case 0x28:
 772         val = s->esr;
 773         break;
 774     case 0x30:
 775     case 0x31:
 776         val = s->icr[index & 1];
 777         break;
 778     case 0x32 ... 0x37:
 779         val = s->lvt[index - 0x32];
 780         break;
 781     case 0x38:
 782         val = s->initial_count;
 783         break;
 784     case 0x39:
 785         val = apic_get_current_count(s);
 786         break;
 787     case 0x3e:
 788         val = s->divide_conf;
 789         break;
 790     default:
 791         s->esr |= ESR_ILLEGAL_ADDRESS;
 792         val = 0;
 793         break;
 794     }
 795     trace_apic_mem_readl(addr, val);
 796     return val;
 797 }
 798
 799 static void apic_send_msi(target_phys_addr_t addr, uint32_t data)
 800 {
 801     uint8_t dest = (addr & MSI_ADDR_DEST_ID_MASK) >> MSI_ADDR_DEST_ID_SHIFT;
 802     uint8_t vector = (data & MSI_DATA_VECTOR_MASK) >> MSI_DATA_VECTOR_SHIFT;
 803     uint8_t dest_mode = (addr >> MSI_ADDR_DEST_MODE_SHIFT) & 0x1;
 804     uint8_t trigger_mode = (data >> MSI_DATA_TRIGGER_SHIFT) & 0x1;
 805     uint8_t delivery = (data >> MSI_DATA_DELIVERY_MODE_SHIFT) & 0x7;
 806     /* XXX: Ignore redirection hint. */
 807     apic_deliver_irq(dest, dest_mode, delivery, vector, 0, trigger_mode);
 808 }
 809
 810 static void apic_mem_writel(void *opaque, target_phys_addr_t addr, uint32_t val)
 811 {
 812     DeviceState *d;
 813     APICState *s;
 814     int index = (addr >> 4) & 0xff;
 815     if (addr > 0xfff || !index) {
 816         /* MSI and MMIO APIC are at the same memory location,
 817          * but actually not on the global bus: MSI is on PCI bus
 818          * APIC is connected directly to the CPU.
 819          * Mapping them on the global bus happens to work because
 820          * MSI registers are reserved in APIC MMIO and vice versa. */
 821         apic_send_msi(addr, val);
 822         return;
 823     }
 824
 825     d = cpu_get_current_apic();
 826     if (!d) {
 827         return;
 828     }
 829     s = DO_UPCAST(APICState, busdev.qdev, d);
 830
 831     trace_apic_mem_writel(addr, val);
 832
 833     switch(index) {
 834     case 0x02:
 835         s->id = (val >> 24);
 836         break;
 837     case 0x03:
 838         break;
 839     case 0x08:
 840         s->tpr = val;
 841         apic_update_irq(s);
 842         break;
 843     case 0x09:
 844     case 0x0a:
 845         break;
 846     case 0x0b: /* EOI */
 847         apic_eoi(s);
 848         break;
 849     case 0x0d:
 850         s->log_dest = val >> 24;
 851         break;
 852     case 0x0e:
 853         s->dest_mode = val >> 28;
 854         break;
 855     case 0x0f:
 856         s->spurious_vec = val & 0x1ff;
 857         apic_update_irq(s);
 858         break;
 859     case 0x10 ... 0x17:
 860     case 0x18 ... 0x1f:
 861     case 0x20 ... 0x27:
 862     case 0x28:
 863         break;
 864     case 0x30:
 865         s->icr[0] = val;
 866         apic_deliver(d, (s->icr[1] >> 24) & 0xff, (s->icr[0] >> 11) & 1,
 867                      (s->icr[0] >> 8) & 7, (s->icr[0] & 0xff),
 868                      (s->icr[0] >> 14) & 1, (s->icr[0] >> 15) & 1);
 869         break;
 870     case 0x31:
 871         s->icr[1] = val;
 872         break;
 873     case 0x32 ... 0x37:
 874         {
 875             int n = index - 0x32;
 876             s->lvt[n] = val;
 877             if (n == APIC_LVT_TIMER)
 878                 apic_timer_update(s, qemu_get_clock_ns(vm_clock));
 879         }
 880         break;
 881     case 0x38:
 882         s->initial_count = val;
 883         s->initial_count_load_time = qemu_get_clock_ns(vm_clock);
 884         apic_timer_update(s, s->initial_count_load_time);
 885         break;
 886     case 0x39:
 887         break;
 888     case 0x3e:
 889         {
 890             int v;
 891             s->divide_conf = val & 0xb;
 892             v = (s->divide_conf & 3) | ((s->divide_conf >> 1) & 4);
 893             s->count_shift = (v + 1) & 7;
 894         }
 895         break;
 896     default:
 897         s->esr |= ESR_ILLEGAL_ADDRESS;
 898         break;
 899     }
 900 }
 901
 902 #ifdef KVM_CAP_IRQCHIP
 903
 904 static inline uint32_t kapic_reg(struct kvm_lapic_state *kapic, int reg_id)
 905 {
 906     return *((uint32_t *) (kapic->regs + (reg_id << 4)));
 907 }
 908
 909 static inline void kapic_set_reg(struct kvm_lapic_state *kapic,
 910                                  int reg_id, uint32_t val)
 911 {
 912     *((uint32_t *) (kapic->regs + (reg_id << 4))) = val;
 913 }
 914
 915 static void kvm_kernel_lapic_save_to_user(APICState *s)
 916 {
 917     struct kvm_lapic_state apic;
 918     struct kvm_lapic_state *kapic = &apic;
 919     int i, v;
 920
 921     kvm_get_lapic(s->cpu_env, kapic);
 922
 923     s->id = kapic_reg(kapic, 0x2) >> 24;
 924     s->tpr = kapic_reg(kapic, 0x8);
 925     s->arb_id = kapic_reg(kapic, 0x9);
 926     s->log_dest = kapic_reg(kapic, 0xd) >> 24;
 927     s->dest_mode = kapic_reg(kapic, 0xe) >> 28;
 928     s->spurious_vec = kapic_reg(kapic, 0xf);
 929     for (i = 0; i < 8; i++) {
 930         s->isr[i] = kapic_reg(kapic, 0x10 + i);
 931         s->tmr[i] = kapic_reg(kapic, 0x18 + i);
 932         s->irr[i] = kapic_reg(kapic, 0x20 + i);
 933     }
 934     s->esr = kapic_reg(kapic, 0x28);
 935     s->icr[0] = kapic_reg(kapic, 0x30);
 936     s->icr[1] = kapic_reg(kapic, 0x31);
 937     for (i = 0; i < APIC_LVT_NB; i++)
 938         s->lvt[i] = kapic_reg(kapic, 0x32 + i);
 939     s->initial_count = kapic_reg(kapic, 0x38);
 940     s->divide_conf = kapic_reg(kapic, 0x3e);
 941
 942     v = (s->divide_conf & 3) | ((s->divide_conf >> 1) & 4);
 943     s->count_shift = (v + 1) & 7;
 944
 945     s->initial_count_load_time = qemu_get_clock_ns(vm_clock);
 946     apic_timer_update(s, s->initial_count_load_time);
 947 }
 948
 949 static void kvm_kernel_lapic_load_from_user(APICState *s)
 950 {
 951     struct kvm_lapic_state apic;
 952     struct kvm_lapic_state *klapic = &apic;
 953     int i;
 954
 955     memset(klapic, 0, sizeof apic);
 956     kapic_set_reg(klapic, 0x2, s->id << 24);
 957     kapic_set_reg(klapic, 0x8, s->tpr);
 958     kapic_set_reg(klapic, 0xd, s->log_dest << 24);
 959     kapic_set_reg(klapic, 0xe, s->dest_mode << 28 | 0x0fffffff);
 960     kapic_set_reg(klapic, 0xf, s->spurious_vec);
 961     for (i = 0; i < 8; i++) {
 962         kapic_set_reg(klapic, 0x10 + i, s->isr[i]);
 963         kapic_set_reg(klapic, 0x18 + i, s->tmr[i]);
 964         kapic_set_reg(klapic, 0x20 + i, s->irr[i]);
 965     }
 966     kapic_set_reg(klapic, 0x28, s->esr);
 967     kapic_set_reg(klapic, 0x30, s->icr[0]);
 968     kapic_set_reg(klapic, 0x31, s->icr[1]);
 969     for (i = 0; i < APIC_LVT_NB; i++)
 970         kapic_set_reg(klapic, 0x32 + i, s->lvt[i]);
 971     kapic_set_reg(klapic, 0x38, s->initial_count);
 972     kapic_set_reg(klapic, 0x3e, s->divide_conf);
 973
 974     kvm_set_lapic(s->cpu_env, klapic);
 975 }
 976
 977 #endif
 978
 979 void kvm_load_lapic(CPUState *env)
 980 {
 981 #ifdef KVM_CAP_IRQCHIP
 982     APICState *s = DO_UPCAST(APICState, busdev.qdev, env->apic_state);
 983
 984     if (!s) {
 985         return;
 986     }
 987
 988     if (kvm_enabled() && kvm_irqchip_in_kernel()) {
 989         kvm_kernel_lapic_load_from_user(s);
 990     }
 991 #endif
 992 }
 993
 994 void kvm_save_lapic(CPUState *env)
 995 {
 996 #ifdef KVM_CAP_IRQCHIP
 997     APICState *s = DO_UPCAST(APICState, busdev.qdev, env->apic_state);
 998
 999     if (!s) {
1000         return;
1001     }
1002
1003     if (kvm_enabled() && kvm_irqchip_in_kernel()) {
1004         kvm_kernel_lapic_save_to_user(s);
1005     }
1006 #endif
1007 }
1008
1009 /* This function is only used for old state version 1 and 2 */
1010 static int apic_load_old(QEMUFile *f, void *opaque, int version_id)
1011 {
1012     APICState *s = opaque;
1013     int i;
1014
1015     if (version_id > 2)
1016         return -EINVAL;
1017
1018     /* XXX: what if the base changes? (registered memory regions) */
1019     qemu_get_be32s(f, &s->apicbase);
1020     qemu_get_8s(f, &s->id);
1021     qemu_get_8s(f, &s->arb_id);
1022     qemu_get_8s(f, &s->tpr);
1023     qemu_get_be32s(f, &s->spurious_vec);
1024     qemu_get_8s(f, &s->log_dest);
1025     qemu_get_8s(f, &s->dest_mode);
1026     for (i = 0; i < 8; i++) {
1027         qemu_get_be32s(f, &s->isr[i]);
1028         qemu_get_be32s(f, &s->tmr[i]);
1029         qemu_get_be32s(f, &s->irr[i]);
1030     }
1031     for (i = 0; i < APIC_LVT_NB; i++) {
1032         qemu_get_be32s(f, &s->lvt[i]);
1033     }
1034     qemu_get_be32s(f, &s->esr);
1035     qemu_get_be32s(f, &s->icr[0]);
1036     qemu_get_be32s(f, &s->icr[1]);
1037     qemu_get_be32s(f, &s->divide_conf);
1038     s->count_shift=qemu_get_be32(f);
1039     qemu_get_be32s(f, &s->initial_count);
1040     s->initial_count_load_time=qemu_get_be64(f);
1041     s->next_time=qemu_get_be64(f);
1042
1043     if (version_id >= 2)
1044         qemu_get_timer(f, s->timer);
1045     return 0;
1046 }
1047
1048 static const VMStateDescription vmstate_apic = {
1049     .name = "apic",
1050     .version_id = 3,
1051     .minimum_version_id = 3,
1052     .minimum_version_id_old = 1,
1053     .load_state_old = apic_load_old,
1054     .fields      = (VMStateField []) {
1055         VMSTATE_UINT32(apicbase, APICState),
1056         VMSTATE_UINT8(id, APICState),
1057         VMSTATE_UINT8(arb_id, APICState),
1058         VMSTATE_UINT8(tpr, APICState),
1059         VMSTATE_UINT32(spurious_vec, APICState),
1060         VMSTATE_UINT8(log_dest, APICState),
1061         VMSTATE_UINT8(dest_mode, APICState),
1062         VMSTATE_UINT32_ARRAY(isr, APICState, 8),
1063         VMSTATE_UINT32_ARRAY(tmr, APICState, 8),
1064         VMSTATE_UINT32_ARRAY(irr, APICState, 8),
1065         VMSTATE_UINT32_ARRAY(lvt, APICState, APIC_LVT_NB),
1066         VMSTATE_UINT32(esr, APICState),
1067         VMSTATE_UINT32_ARRAY(icr, APICState, 2),
1068         VMSTATE_UINT32(divide_conf, APICState),
1069         VMSTATE_INT32(count_shift, APICState),
1070         VMSTATE_UINT32(initial_count, APICState),
1071         VMSTATE_INT64(initial_count_load_time, APICState),
1072         VMSTATE_INT64(next_time, APICState),
1073         VMSTATE_TIMER(timer, APICState),
1074         VMSTATE_END_OF_LIST()
1075     }
1076 };
1077
1078 static void apic_reset(DeviceState *d)
1079 {
1080     APICState *s = DO_UPCAST(APICState, busdev.qdev, d);
1081     int bsp;
1082
1083     bsp = cpu_is_bsp(s->cpu_env);
1084     s->apicbase = 0xfee00000 |
1085         (bsp ? MSR_IA32_APICBASE_BSP : 0) | MSR_IA32_APICBASE_ENABLE;
1086
1087     apic_init_reset(d);
1088
1089     if (bsp) {
1090         /*
1091          * LINT0 delivery mode on CPU #0 is set to ExtInt at initialization
1092          * time typically by BIOS, so PIC interrupt can be delivered to the
1093          * processor when local APIC is enabled.
1094          */
1095         s->lvt[APIC_LVT_LINT0] = 0x700;
1096     }
1097 }
1098
1099 static const MemoryRegionOps apic_io_ops = {
1100     .old_mmio = {
1101         .read = { apic_mem_readb, apic_mem_readw, apic_mem_readl, },
1102         .write = { apic_mem_writeb, apic_mem_writew, apic_mem_writel, },
1103     },
1104     .endianness = DEVICE_NATIVE_ENDIAN,
1105 };
1106
1107 static int apic_init1(SysBusDevice *dev)
1108 {
1109     APICState *s = FROM_SYSBUS(APICState, dev);
1110     static int last_apic_idx;
1111
1112     if (last_apic_idx >= MAX_APICS) {
1113         return -1;
1114     }
1115     memory_region_init_io(&s->io_memory, &apic_io_ops, s, "apic",
1116                           MSI_ADDR_SIZE);
1117     sysbus_init_mmio_region(dev, &s->io_memory);
1118
1119     s->timer = qemu_new_timer_ns(vm_clock, apic_timer, s);
1120     s->idx = last_apic_idx++;
1121     local_apics[s->idx] = s;
1122     return 0;
1123 }
1124
1125 static SysBusDeviceInfo apic_info = {
1126     .init = apic_init1,
1127     .qdev.name = "apic",
1128     .qdev.size = sizeof(APICState),
1129     .qdev.vmsd = &vmstate_apic,
1130     .qdev.reset = apic_reset,
1131     .qdev.no_user = 1,
1132     .qdev.props = (Property[]) {
1133         DEFINE_PROP_UINT8("id", APICState, id, -1),
1134         DEFINE_PROP_PTR("cpu_env", APICState, cpu_env),
1135         DEFINE_PROP_END_OF_LIST(),
1136     }
1137 };
1138
1139 static void apic_register_devices(void)
1140 {
1141     sysbus_register_withprop(&apic_info);
1142 }
1143
1144 device_init(apic_register_devices)