1 /***************************************************************************
2 * Copyright (C) 2006 by Magnus Lundin *
5 * Copyright (C) 2008 by Spencer Oliver *
6 * spen@spen-soft.co.uk *
8 * This program is free software; you can redistribute it and/or modify *
9 * it under the terms of the GNU General Public License as published by *
10 * the Free Software Foundation; either version 2 of the License, or *
11 * (at your option) any later version. *
13 * This program is distributed in the hope that it will be useful, *
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
16 * GNU General Public License for more details. *
18 * You should have received a copy of the GNU General Public License *
19 * along with this program; if not, write to the *
20 * Free Software Foundation, Inc., *
21 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
22 ***************************************************************************/
24 /***************************************************************************
25 * STELLARIS is tested on LM3S811, LM3S6965
26 ***************************************************************************/
32 #include "stellaris.h"
33 #include <target/algorithm.h>
34 #include <target/armv7m.h>
37 #define DID0_VER(did0) ((did0 >> 28)&0x07)
39 static int stellaris_read_part_info(struct flash_bank
*bank
);
40 static uint32_t stellaris_get_flash_status(struct flash_bank
*bank
);
42 static int stellaris_mass_erase(struct flash_bank
*bank
);
81 /*{0x33,"LM3S2616"},*/
201 static char * StellarisClassname
[5] =
210 /***************************************************************************
211 * openocd command interface *
212 ***************************************************************************/
214 /* flash_bank stellaris <base> <size> 0 0 <target#>
216 FLASH_BANK_COMMAND_HANDLER(stellaris_flash_bank_command
)
218 struct stellaris_flash_bank
*stellaris_info
;
222 LOG_WARNING("incomplete flash_bank stellaris configuration");
223 return ERROR_FLASH_BANK_INVALID
;
226 stellaris_info
= calloc(sizeof(struct stellaris_flash_bank
), 1);
228 bank
->driver_priv
= stellaris_info
;
230 stellaris_info
->target_name
= "Unknown target";
232 /* part wasn't probed for info yet */
233 stellaris_info
->did1
= 0;
235 /* TODO Specify the main crystal speed in kHz using an optional
236 * argument; ditto, the speed of an external oscillator used
237 * instead of a crystal. Avoid programming flash using IOSC.
242 static int stellaris_info(struct flash_bank
*bank
, char *buf
, int buf_size
)
244 int printed
, device_class
;
245 struct stellaris_flash_bank
*stellaris_info
= bank
->driver_priv
;
247 stellaris_read_part_info(bank
);
249 if (stellaris_info
->did1
== 0)
251 printed
= snprintf(buf
, buf_size
, "Cannot identify target as a Stellaris\n");
254 return ERROR_FLASH_OPERATION_FAILED
;
257 if (DID0_VER(stellaris_info
->did0
) > 0)
259 device_class
= (stellaris_info
->did0
>> 16) & 0xFF;
265 printed
= snprintf(buf
,
267 "\nTI/LMI Stellaris information: Chip is "
268 "class %i (%s) %s rev %c%i\n",
270 StellarisClassname
[device_class
],
271 stellaris_info
->target_name
,
272 (int)('A' + ((stellaris_info
->did0
>> 8) & 0xFF)),
273 (int)((stellaris_info
->did0
) & 0xFF));
277 printed
= snprintf(buf
,
279 "did1: 0x%8.8" PRIx32
", arch: 0x%4.4" PRIx32
280 ", eproc: %s, ramsize: %ik, flashsize: %ik\n",
281 stellaris_info
->did1
,
282 stellaris_info
->did1
,
284 (int)((1 + ((stellaris_info
->dc0
>> 16) & 0xFFFF))/4),
285 (int)((1 + (stellaris_info
->dc0
& 0xFFFF))*2));
289 printed
= snprintf(buf
,
291 "master clock: %ikHz%s, "
292 "rcc is 0x%" PRIx32
", rcc2 is 0x%" PRIx32
"\n",
293 (int)(stellaris_info
->mck_freq
/ 1000),
294 stellaris_info
->mck_desc
,
296 stellaris_info
->rcc2
);
300 if (stellaris_info
->num_lockbits
> 0)
302 printed
= snprintf(buf
,
304 "pagesize: %" PRIi32
", pages: %d, "
305 "lockbits: %i, pages per lockbit: %i\n",
306 stellaris_info
->pagesize
,
307 (unsigned) stellaris_info
->num_pages
,
308 stellaris_info
->num_lockbits
,
309 (unsigned) stellaris_info
->pages_in_lockregion
);
316 /***************************************************************************
317 * chip identification and status *
318 ***************************************************************************/
320 static uint32_t stellaris_get_flash_status(struct flash_bank
*bank
)
322 struct target
*target
= bank
->target
;
325 target_read_u32(target
, FLASH_CONTROL_BASE
| FLASH_FMC
, &fmc
);
330 /* Setup the timimg registers */
331 static void stellaris_set_flash_mode(struct flash_bank
*bank
,int mode
)
333 struct stellaris_flash_bank
*stellaris_info
= bank
->driver_priv
;
334 struct target
*target
= bank
->target
;
335 uint32_t usecrl
= (stellaris_info
->mck_freq
/1000000ul-1);
337 LOG_DEBUG("usecrl = %i",(int)(usecrl
));
338 target_write_u32(target
, SCB_BASE
| USECRL
, usecrl
);
341 static const unsigned rcc_xtal
[32] = {
342 [0x00] = 1000000, /* no pll */
343 [0x01] = 1843200, /* no pll */
344 [0x02] = 2000000, /* no pll */
345 [0x03] = 2457600, /* no pll */
349 [0x06] = 4000000, /* usb */
353 [0x09] = 5000000, /* usb */
355 [0x0b] = 6000000, /* (reset) usb */
359 [0x0e] = 8000000, /* usb */
362 /* parts before DustDevil use just 4 bits for xtal spec */
364 [0x10] = 10000000, /* usb */
365 [0x11] = 12000000, /* usb */
370 [0x15] = 16000000, /* usb */
374 /** Read clock configuration and set stellaris_info->usec_clocks. */
375 static void stellaris_read_clock_info(struct flash_bank
*bank
)
377 struct stellaris_flash_bank
*stellaris_info
= bank
->driver_priv
;
378 struct target
*target
= bank
->target
;
379 uint32_t rcc
, rcc2
, pllcfg
, sysdiv
, usesysdiv
, bypass
, oscsrc
;
381 unsigned long mainfreq
;
383 target_read_u32(target
, SCB_BASE
| RCC
, &rcc
);
384 LOG_DEBUG("Stellaris RCC %" PRIx32
"", rcc
);
386 target_read_u32(target
, SCB_BASE
| RCC2
, &rcc2
);
387 LOG_DEBUG("Stellaris RCC2 %" PRIx32
"", rcc
);
389 target_read_u32(target
, SCB_BASE
| PLLCFG
, &pllcfg
);
390 LOG_DEBUG("Stellaris PLLCFG %" PRIx32
"", pllcfg
);
392 stellaris_info
->rcc
= rcc
;
393 stellaris_info
->rcc
= rcc2
;
395 sysdiv
= (rcc
>> 23) & 0xF;
396 usesysdiv
= (rcc
>> 22) & 0x1;
397 bypass
= (rcc
>> 11) & 0x1;
398 oscsrc
= (rcc
>> 4) & 0x3;
399 xtal
= (rcc
>> 6) & stellaris_info
->xtal_mask
;
401 /* NOTE: post-Sandstorm parts have RCC2 which may override
402 * parts of RCC ... with more sysdiv options, option for
403 * 32768 Hz mainfreq, PLL controls. On Sandstorm it reads
404 * as zero, so the "use RCC2" flag is always clear.
406 if (rcc2
& (1 << 31)) {
407 sysdiv
= (rcc2
>> 23) & 0x3F;
408 bypass
= (rcc2
>> 11) & 0x1;
409 oscsrc
= (rcc2
>> 4) & 0x7;
411 /* FIXME Tempest parts have an additional lsb for
412 * fractional sysdiv (200 MHz / 2.5 == 80 MHz)
416 stellaris_info
->mck_desc
= "";
421 mainfreq
= rcc_xtal
[xtal
];
424 mainfreq
= stellaris_info
->iosc_freq
;
425 stellaris_info
->mck_desc
= stellaris_info
->iosc_desc
;
428 mainfreq
= stellaris_info
->iosc_freq
/ 4;
429 stellaris_info
->mck_desc
= stellaris_info
->iosc_desc
;
431 case 3: /* lowspeed */
432 /* Sandstorm doesn't have this 30K +/- 30% osc */
434 stellaris_info
->mck_desc
= " (±30%)";
436 case 8: /* hibernation osc */
437 /* not all parts support hibernation */
441 default: /* NOTREACHED */
446 /* PLL is used if it's not bypassed; its output is 200 MHz
447 * even when it runs at 400 MHz (adds divide-by-two stage).
450 mainfreq
= 200000000;
453 stellaris_info
->mck_freq
= mainfreq
/(1 + sysdiv
);
455 stellaris_info
->mck_freq
= mainfreq
;
457 /* Forget old flash timing */
458 stellaris_set_flash_mode(bank
, 0);
462 static uint32_t stellaris_wait_status_busy(struct flash_bank
*bank
, uint32_t waitbits
, int timeout
)
466 /* Stellaris waits for cmdbit to clear */
467 while (((status
= stellaris_get_flash_status(bank
)) & waitbits
) && (timeout
-- > 0))
469 LOG_DEBUG("status: 0x%x", status
);
473 /* Flash errors are reflected in the FLASH_CRIS register */
478 /* Send one command to the flash controller */
479 static int stellaris_flash_command(struct flash_bank
*bank
,uint8_t cmd
,uint16_t pagen
)
482 struct target
*target
= bank
->target
;
484 fmc
= FMC_WRKEY
| cmd
;
485 target_write_u32(target
, FLASH_CONTROL_BASE
| FLASH_FMC
, fmc
);
486 LOG_DEBUG("Flash command: 0x%x", fmc
);
488 if (stellaris_wait_status_busy(bank
, cmd
, 100))
490 return ERROR_FLASH_OPERATION_FAILED
;
497 /* Read device id register, main clock frequency register and fill in driver info structure */
498 static int stellaris_read_part_info(struct flash_bank
*bank
)
500 struct stellaris_flash_bank
*stellaris_info
= bank
->driver_priv
;
501 struct target
*target
= bank
->target
;
502 uint32_t did0
, did1
, ver
, fam
, status
;
505 /* Read and parse chip identification register */
506 target_read_u32(target
, SCB_BASE
| DID0
, &did0
);
507 target_read_u32(target
, SCB_BASE
| DID1
, &did1
);
508 target_read_u32(target
, SCB_BASE
| DC0
, &stellaris_info
->dc0
);
509 target_read_u32(target
, SCB_BASE
| DC1
, &stellaris_info
->dc1
);
510 LOG_DEBUG("did0 0x%" PRIx32
", did1 0x%" PRIx32
", dc0 0x%" PRIx32
", dc1 0x%" PRIx32
"",
511 did0
, did1
, stellaris_info
->dc0
, stellaris_info
->dc1
);
514 if ((ver
!= 0) && (ver
!= 1))
516 LOG_WARNING("Unknown did0 version, cannot identify target");
517 return ERROR_FLASH_OPERATION_FAILED
;
522 LOG_WARNING("Cannot identify target as a Stellaris");
523 return ERROR_FLASH_OPERATION_FAILED
;
527 fam
= (did1
>> 24) & 0xF;
528 if (((ver
!= 0) && (ver
!= 1)) || (fam
!= 0))
530 LOG_WARNING("Unknown did1 version/family, cannot positively identify target as a Stellaris");
533 /* For Sandstorm, Fury, DustDevil: current data sheets say IOSC
534 * is 12 MHz, but some older parts have 15 MHz. A few data sheets
535 * even give _both_ numbers! We'll use current numbers; IOSC is
536 * always approximate.
538 * For Tempest: IOSC is calibrated, 16 MHz
540 stellaris_info
->iosc_freq
= 12000000;
541 stellaris_info
->iosc_desc
= " (±30%)";
542 stellaris_info
->xtal_mask
= 0x0f;
544 switch ((did0
>> 28) & 0x7) {
545 case 0: /* Sandstorm */
547 * Current (2009-August) parts seem to be rev C2 and use 12 MHz.
548 * Parts before rev C0 used 15 MHz; some C0 parts use 15 MHz
549 * (LM3S618), but some other C0 parts are 12 MHz (LM3S811).
551 if (((did0
>> 8) & 0xff) < 2) {
552 stellaris_info
->iosc_freq
= 15000000;
553 stellaris_info
->iosc_desc
= " (±50%)";
557 switch ((did0
>> 16) & 0xff) {
560 case 4: /* Tempest */
561 stellaris_info
->iosc_freq
= 16000000; /* +/- 1% */
562 stellaris_info
->iosc_desc
= " (±1%)";
564 case 3: /* DustDevil */
565 stellaris_info
->xtal_mask
= 0x1f;
568 LOG_WARNING("Unknown did0 class");
572 LOG_WARNING("Unknown did0 version");
575 for (i
= 0; StellarisParts
[i
].partno
; i
++)
577 if (StellarisParts
[i
].partno
== ((did1
>> 16) & 0xFF))
581 stellaris_info
->target_name
= StellarisParts
[i
].partname
;
583 stellaris_info
->did0
= did0
;
584 stellaris_info
->did1
= did1
;
586 stellaris_info
->num_lockbits
= 1 + (stellaris_info
->dc0
& 0xFFFF);
587 stellaris_info
->num_pages
= 2 *(1 + (stellaris_info
->dc0
& 0xFFFF));
588 stellaris_info
->pagesize
= 1024;
589 bank
->size
= 1024 * stellaris_info
->num_pages
;
590 stellaris_info
->pages_in_lockregion
= 2;
592 /* provide this for the benefit of the higher flash driver layers */
593 bank
->num_sectors
= stellaris_info
->num_pages
;
594 bank
->sectors
= malloc(sizeof(struct flash_sector
) * bank
->num_sectors
);
595 for (i
= 0; i
< bank
->num_sectors
; i
++)
597 bank
->sectors
[i
].offset
= i
* stellaris_info
->pagesize
;
598 bank
->sectors
[i
].size
= stellaris_info
->pagesize
;
599 bank
->sectors
[i
].is_erased
= -1;
600 bank
->sectors
[i
].is_protected
= -1;
603 /* Read main and master clock freqency register */
604 stellaris_read_clock_info(bank
);
606 status
= stellaris_get_flash_status(bank
);
611 /***************************************************************************
613 ***************************************************************************/
615 static int stellaris_protect_check(struct flash_bank
*bank
)
617 struct stellaris_flash_bank
*stellaris
= bank
->driver_priv
;
618 int status
= ERROR_OK
;
622 if (stellaris
->did1
== 0)
624 status
= stellaris_read_part_info(bank
);
629 for (i
= 0; i
< (unsigned) bank
->num_sectors
; i
++)
630 bank
->sectors
[i
].is_protected
= -1;
632 /* Read each Flash Memory Protection Program Enable (FMPPE) register
633 * to report any pages that we can't write. Ignore the Read Enable
636 for (i
= 0, page
= 0;
637 i
< DIV_ROUND_UP(stellaris
->num_lockbits
, 32u);
641 status
= target_read_u32(bank
->target
,
642 SCB_BASE
+ (i
? (FMPPE0
+ 4 * i
) : FMPPE
),
644 LOG_DEBUG("FMPPE%d = %#8.8x (status %d)", i
,
645 (unsigned) lockbits
, status
);
646 if (status
!= ERROR_OK
)
649 for (unsigned j
= 0; j
< 32; j
++) {
652 for (k
= 0; k
< stellaris
->pages_in_lockregion
; k
++) {
653 if (page
>= (unsigned) bank
->num_sectors
)
655 bank
->sectors
[page
++].is_protected
=
656 !(lockbits
& (1 << j
));
665 static int stellaris_erase(struct flash_bank
*bank
, int first
, int last
)
668 uint32_t flash_fmc
, flash_cris
;
669 struct stellaris_flash_bank
*stellaris_info
= bank
->driver_priv
;
670 struct target
*target
= bank
->target
;
672 if (bank
->target
->state
!= TARGET_HALTED
)
674 LOG_ERROR("Target not halted");
675 return ERROR_TARGET_NOT_HALTED
;
678 if (stellaris_info
->did1
== 0)
680 stellaris_read_part_info(bank
);
683 if (stellaris_info
->did1
== 0)
685 LOG_WARNING("Cannot identify target as Stellaris");
686 return ERROR_FLASH_OPERATION_FAILED
;
689 if ((first
< 0) || (last
< first
) || (last
>= (int)stellaris_info
->num_pages
))
691 return ERROR_FLASH_SECTOR_INVALID
;
694 if ((first
== 0) && (last
== ((int)stellaris_info
->num_pages
-1)))
696 return stellaris_mass_erase(bank
);
699 /* Configure the flash controller timing */
700 stellaris_read_clock_info(bank
);
701 stellaris_set_flash_mode(bank
,0);
703 /* Clear and disable flash programming interrupts */
704 target_write_u32(target
, FLASH_CIM
, 0);
705 target_write_u32(target
, FLASH_MISC
, PMISC
| AMISC
);
707 for (banknr
= first
; banknr
<= last
; banknr
++)
709 /* Address is first word in page */
710 target_write_u32(target
, FLASH_FMA
, banknr
* stellaris_info
->pagesize
);
711 /* Write erase command */
712 target_write_u32(target
, FLASH_FMC
, FMC_WRKEY
| FMC_ERASE
);
713 /* Wait until erase complete */
716 target_read_u32(target
, FLASH_FMC
, &flash_fmc
);
718 while (flash_fmc
& FMC_ERASE
);
720 /* Check acess violations */
721 target_read_u32(target
, FLASH_CRIS
, &flash_cris
);
722 if (flash_cris
& (AMASK
))
724 LOG_WARNING("Error erasing flash page %i, flash_cris 0x%" PRIx32
"", banknr
, flash_cris
);
725 target_write_u32(target
, FLASH_CRIS
, 0);
726 return ERROR_FLASH_OPERATION_FAILED
;
729 bank
->sectors
[banknr
].is_erased
= 1;
735 static int stellaris_protect(struct flash_bank
*bank
, int set
, int first
, int last
)
737 uint32_t fmppe
, flash_fmc
, flash_cris
;
740 struct stellaris_flash_bank
*stellaris_info
= bank
->driver_priv
;
741 struct target
*target
= bank
->target
;
743 if (bank
->target
->state
!= TARGET_HALTED
)
745 LOG_ERROR("Target not halted");
746 return ERROR_TARGET_NOT_HALTED
;
751 LOG_ERROR("Can't unprotect write-protected pages.");
752 /* except by the "recover locked device" procedure ... */
753 return ERROR_INVALID_ARGUMENTS
;
756 /* lockregions are 2 pages ... must protect [even..odd] */
757 if ((first
< 0) || (first
& 1)
758 || (last
< first
) || !(last
& 1)
759 || (last
>= 2 * stellaris_info
->num_lockbits
))
761 LOG_ERROR("Can't protect unaligned or out-of-range sectors.");
762 return ERROR_FLASH_SECTOR_INVALID
;
765 if (stellaris_info
->did1
== 0)
767 stellaris_read_part_info(bank
);
770 if (stellaris_info
->did1
== 0)
772 LOG_WARNING("Cannot identify target as an Stellaris MCU");
773 return ERROR_FLASH_OPERATION_FAILED
;
776 /* Configure the flash controller timing */
777 stellaris_read_clock_info(bank
);
778 stellaris_set_flash_mode(bank
, 0);
780 /* convert from pages to lockregions */
784 /* FIXME this assumes single FMPPE, for a max of 64K of flash!!
785 * Current parts can be much bigger.
788 LOG_ERROR("No support yet for protection > 64K");
789 return ERROR_FLASH_OPERATION_FAILED
;
792 target_read_u32(target
, SCB_BASE
| FMPPE
, &fmppe
);
794 for (lockregion
= first
; lockregion
<= last
; lockregion
++)
795 fmppe
&= ~(1 << lockregion
);
797 /* Clear and disable flash programming interrupts */
798 target_write_u32(target
, FLASH_CIM
, 0);
799 target_write_u32(target
, FLASH_MISC
, PMISC
| AMISC
);
801 LOG_DEBUG("fmppe 0x%" PRIx32
"",fmppe
);
802 target_write_u32(target
, SCB_BASE
| FMPPE
, fmppe
);
805 target_write_u32(target
, FLASH_FMA
, 1);
807 /* Write commit command */
808 /* REVISIT safety check, since this cannot be undone
809 * except by the "Recover a locked device" procedure.
811 LOG_WARNING("Flash protection cannot be removed once commited, commit is NOT executed !");
812 /* target_write_u32(target, FLASH_FMC, FMC_WRKEY | FMC_COMT); */
814 /* Wait until erase complete */
817 target_read_u32(target
, FLASH_FMC
, &flash_fmc
);
819 while (flash_fmc
& FMC_COMT
);
821 /* Check acess violations */
822 target_read_u32(target
, FLASH_CRIS
, &flash_cris
);
823 if (flash_cris
& (AMASK
))
825 LOG_WARNING("Error setting flash page protection, flash_cris 0x%" PRIx32
"", flash_cris
);
826 target_write_u32(target
, FLASH_CRIS
, 0);
827 return ERROR_FLASH_OPERATION_FAILED
;
833 static const uint8_t stellaris_write_code
[] =
838 r1 = destination address
839 r2 = bytecount (in) - endaddr (work)
842 r3 = pFLASH_CTRL_BASE
848 0x07,0x4B, /* ldr r3,pFLASH_CTRL_BASE */
849 0x08,0x4C, /* ldr r4,FLASHWRITECMD */
850 0x01,0x25, /* movs r5, 1 */
851 0x00,0x26, /* movs r6, #0 */
853 0x19,0x60, /* str r1, [r3, #0] */
854 0x87,0x59, /* ldr r7, [r0, r6] */
855 0x5F,0x60, /* str r7, [r3, #4] */
856 0x9C,0x60, /* str r4, [r3, #8] */
858 0x9F,0x68, /* ldr r7, [r3, #8] */
859 0x2F,0x42, /* tst r7, r5 */
860 0xFC,0xD1, /* bne waitloop */
861 0x04,0x31, /* adds r1, r1, #4 */
862 0x04,0x36, /* adds r6, r6, #4 */
863 0x96,0x42, /* cmp r6, r2 */
864 0xF4,0xD1, /* bne mainloop */
866 0xFE,0xE7, /* b exit */
867 /* pFLASH_CTRL_BASE: */
868 0x00,0xD0,0x0F,0x40, /* .word 0x400FD000 */
870 0x01,0x00,0x42,0xA4 /* .word 0xA4420001 */
873 static int stellaris_write_block(struct flash_bank
*bank
,
874 uint8_t *buffer
, uint32_t offset
, uint32_t wcount
)
876 struct target
*target
= bank
->target
;
877 uint32_t buffer_size
= 8192;
878 struct working_area
*source
;
879 struct working_area
*write_algorithm
;
880 uint32_t address
= bank
->base
+ offset
;
881 struct reg_param reg_params
[3];
882 struct armv7m_algorithm armv7m_info
;
883 int retval
= ERROR_OK
;
885 LOG_DEBUG("(bank=%p buffer=%p offset=%08" PRIx32
" wcount=%08" PRIx32
"",
886 bank
, buffer
, offset
, wcount
);
888 /* flash write code */
889 if (target_alloc_working_area(target
, sizeof(stellaris_write_code
), &write_algorithm
) != ERROR_OK
)
891 LOG_WARNING("no working area available, can't do block memory writes");
892 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
895 target_write_buffer(target
, write_algorithm
->address
,
896 sizeof(stellaris_write_code
),
897 (uint8_t *) stellaris_write_code
);
900 while (target_alloc_working_area(target
, buffer_size
, &source
) != ERROR_OK
)
902 LOG_DEBUG("called target_alloc_working_area(target=%p buffer_size=%08" PRIx32
" source=%p)",
903 target
, buffer_size
, source
);
905 if (buffer_size
<= 256)
907 /* if we already allocated the writing code, but failed to get a buffer, free the algorithm */
909 target_free_working_area(target
, write_algorithm
);
911 LOG_WARNING("no large enough working area available, can't do block memory writes");
912 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
916 armv7m_info
.common_magic
= ARMV7M_COMMON_MAGIC
;
917 armv7m_info
.core_mode
= ARMV7M_MODE_ANY
;
919 init_reg_param(®_params
[0], "r0", 32, PARAM_OUT
);
920 init_reg_param(®_params
[1], "r1", 32, PARAM_OUT
);
921 init_reg_param(®_params
[2], "r2", 32, PARAM_OUT
);
925 uint32_t thisrun_count
= (wcount
> (buffer_size
/ 4)) ? (buffer_size
/ 4) : wcount
;
927 target_write_buffer(target
, source
->address
, thisrun_count
* 4, buffer
);
929 buf_set_u32(reg_params
[0].value
, 0, 32, source
->address
);
930 buf_set_u32(reg_params
[1].value
, 0, 32, address
);
931 buf_set_u32(reg_params
[2].value
, 0, 32, 4*thisrun_count
);
932 LOG_INFO("Algorithm flash write %" PRIi32
" words to 0x%" PRIx32
", %" PRIi32
" remaining", thisrun_count
, address
, (wcount
- thisrun_count
));
933 LOG_DEBUG("Algorithm flash write %" PRIi32
" words to 0x%" PRIx32
", %" PRIi32
" remaining", thisrun_count
, address
, (wcount
- thisrun_count
));
934 if ((retval
= target_run_algorithm(target
, 0, NULL
, 3, reg_params
, write_algorithm
->address
, write_algorithm
->address
+ sizeof(stellaris_write_code
)-10, 10000, &armv7m_info
)) != ERROR_OK
)
936 LOG_ERROR("error executing stellaris flash write algorithm");
937 retval
= ERROR_FLASH_OPERATION_FAILED
;
941 buffer
+= thisrun_count
* 4;
942 address
+= thisrun_count
* 4;
943 wcount
-= thisrun_count
;
946 target_free_working_area(target
, write_algorithm
);
947 target_free_working_area(target
, source
);
949 destroy_reg_param(®_params
[0]);
950 destroy_reg_param(®_params
[1]);
951 destroy_reg_param(®_params
[2]);
956 static int stellaris_write(struct flash_bank
*bank
, uint8_t *buffer
, uint32_t offset
, uint32_t count
)
958 struct stellaris_flash_bank
*stellaris_info
= bank
->driver_priv
;
959 struct target
*target
= bank
->target
;
960 uint32_t address
= offset
;
961 uint32_t flash_cris
, flash_fmc
;
962 uint32_t words_remaining
= (count
/ 4);
963 uint32_t bytes_remaining
= (count
& 0x00000003);
964 uint32_t bytes_written
= 0;
967 if (bank
->target
->state
!= TARGET_HALTED
)
969 LOG_ERROR("Target not halted");
970 return ERROR_TARGET_NOT_HALTED
;
973 LOG_DEBUG("(bank=%p buffer=%p offset=%08" PRIx32
" count=%08" PRIx32
"",
974 bank
, buffer
, offset
, count
);
976 if (stellaris_info
->did1
== 0)
978 stellaris_read_part_info(bank
);
981 if (stellaris_info
->did1
== 0)
983 LOG_WARNING("Cannot identify target as a Stellaris processor");
984 return ERROR_FLASH_OPERATION_FAILED
;
989 LOG_WARNING("offset size must be word aligned");
990 return ERROR_FLASH_DST_BREAKS_ALIGNMENT
;
993 if (offset
+ count
> bank
->size
)
994 return ERROR_FLASH_DST_OUT_OF_BANK
;
996 /* Configure the flash controller timing */
997 stellaris_read_clock_info(bank
);
998 stellaris_set_flash_mode(bank
, 0);
1000 /* Clear and disable flash programming interrupts */
1001 target_write_u32(target
, FLASH_CIM
, 0);
1002 target_write_u32(target
, FLASH_MISC
, PMISC
| AMISC
);
1004 /* multiple words to be programmed? */
1005 if (words_remaining
> 0)
1007 /* try using a block write */
1008 if ((retval
= stellaris_write_block(bank
, buffer
, offset
, words_remaining
)) != ERROR_OK
)
1010 if (retval
== ERROR_TARGET_RESOURCE_NOT_AVAILABLE
)
1012 /* if block write failed (no sufficient working area),
1013 * we use normal (slow) single dword accesses */
1014 LOG_WARNING("couldn't use block writes, falling back to single memory accesses");
1016 else if (retval
== ERROR_FLASH_OPERATION_FAILED
)
1018 /* if an error occured, we examine the reason, and quit */
1019 target_read_u32(target
, FLASH_CRIS
, &flash_cris
);
1021 LOG_ERROR("flash writing failed with CRIS: 0x%" PRIx32
"", flash_cris
);
1022 return ERROR_FLASH_OPERATION_FAILED
;
1027 buffer
+= words_remaining
* 4;
1028 address
+= words_remaining
* 4;
1029 words_remaining
= 0;
1033 while (words_remaining
> 0)
1035 if (!(address
& 0xff))
1036 LOG_DEBUG("0x%" PRIx32
"", address
);
1038 /* Program one word */
1039 target_write_u32(target
, FLASH_FMA
, address
);
1040 target_write_buffer(target
, FLASH_FMD
, 4, buffer
);
1041 target_write_u32(target
, FLASH_FMC
, FMC_WRKEY
| FMC_WRITE
);
1042 /* LOG_DEBUG("0x%x 0x%x 0x%x",address,buf_get_u32(buffer, 0, 32),FMC_WRKEY | FMC_WRITE); */
1043 /* Wait until write complete */
1046 target_read_u32(target
, FLASH_FMC
, &flash_fmc
);
1047 } while (flash_fmc
& FMC_WRITE
);
1054 if (bytes_remaining
)
1056 uint8_t last_word
[4] = {0xff, 0xff, 0xff, 0xff};
1059 while (bytes_remaining
> 0)
1061 last_word
[i
++] = *(buffer
+ bytes_written
);
1066 if (!(address
& 0xff))
1067 LOG_DEBUG("0x%" PRIx32
"", address
);
1069 /* Program one word */
1070 target_write_u32(target
, FLASH_FMA
, address
);
1071 target_write_buffer(target
, FLASH_FMD
, 4, last_word
);
1072 target_write_u32(target
, FLASH_FMC
, FMC_WRKEY
| FMC_WRITE
);
1073 /* LOG_DEBUG("0x%x 0x%x 0x%x",address,buf_get_u32(buffer, 0, 32),FMC_WRKEY | FMC_WRITE); */
1074 /* Wait until write complete */
1077 target_read_u32(target
, FLASH_FMC
, &flash_fmc
);
1078 } while (flash_fmc
& FMC_WRITE
);
1081 /* Check access violations */
1082 target_read_u32(target
, FLASH_CRIS
, &flash_cris
);
1083 if (flash_cris
& (AMASK
))
1085 LOG_DEBUG("flash_cris 0x%" PRIx32
"", flash_cris
);
1086 return ERROR_FLASH_OPERATION_FAILED
;
1091 static int stellaris_probe(struct flash_bank
*bank
)
1093 /* we can't probe on an stellaris
1094 * if this is an stellaris, it has the configured flash
1097 if (bank
->target
->state
!= TARGET_HALTED
)
1099 LOG_ERROR("Target not halted");
1100 return ERROR_TARGET_NOT_HALTED
;
1103 /* stellaris_read_part_info() already takes care about error checking and reporting */
1104 return stellaris_read_part_info(bank
);
1107 static int stellaris_auto_probe(struct flash_bank
*bank
)
1109 struct stellaris_flash_bank
*stellaris_info
= bank
->driver_priv
;
1110 if (stellaris_info
->did1
)
1112 return stellaris_probe(bank
);
1115 static int stellaris_mass_erase(struct flash_bank
*bank
)
1117 struct target
*target
= NULL
;
1118 struct stellaris_flash_bank
*stellaris_info
= NULL
;
1121 stellaris_info
= bank
->driver_priv
;
1122 target
= bank
->target
;
1124 if (target
->state
!= TARGET_HALTED
)
1126 LOG_ERROR("Target not halted");
1127 return ERROR_TARGET_NOT_HALTED
;
1130 if (stellaris_info
->did1
== 0)
1132 stellaris_read_part_info(bank
);
1135 if (stellaris_info
->did1
== 0)
1137 LOG_WARNING("Cannot identify target as Stellaris");
1138 return ERROR_FLASH_OPERATION_FAILED
;
1141 /* Configure the flash controller timing */
1142 stellaris_read_clock_info(bank
);
1143 stellaris_set_flash_mode(bank
, 0);
1145 /* Clear and disable flash programming interrupts */
1146 target_write_u32(target
, FLASH_CIM
, 0);
1147 target_write_u32(target
, FLASH_MISC
, PMISC
| AMISC
);
1149 target_write_u32(target
, FLASH_FMA
, 0);
1150 target_write_u32(target
, FLASH_FMC
, FMC_WRKEY
| FMC_MERASE
);
1151 /* Wait until erase complete */
1154 target_read_u32(target
, FLASH_FMC
, &flash_fmc
);
1156 while (flash_fmc
& FMC_MERASE
);
1158 /* if device has > 128k, then second erase cycle is needed
1159 * this is only valid for older devices, but will not hurt */
1160 if (stellaris_info
->num_pages
* stellaris_info
->pagesize
> 0x20000)
1162 target_write_u32(target
, FLASH_FMA
, 0x20000);
1163 target_write_u32(target
, FLASH_FMC
, FMC_WRKEY
| FMC_MERASE
);
1164 /* Wait until erase complete */
1167 target_read_u32(target
, FLASH_FMC
, &flash_fmc
);
1169 while (flash_fmc
& FMC_MERASE
);
1175 COMMAND_HANDLER(stellaris_handle_mass_erase_command
)
1181 command_print(CMD_CTX
, "stellaris mass_erase <bank>");
1185 struct flash_bank
*bank
;
1186 int retval
= CALL_COMMAND_HANDLER(flash_command_get_bank
, 0, &bank
);
1187 if (ERROR_OK
!= retval
)
1190 if (stellaris_mass_erase(bank
) == ERROR_OK
)
1192 /* set all sectors as erased */
1193 for (i
= 0; i
< bank
->num_sectors
; i
++)
1195 bank
->sectors
[i
].is_erased
= 1;
1198 command_print(CMD_CTX
, "stellaris mass erase complete");
1202 command_print(CMD_CTX
, "stellaris mass erase failed");
1208 static const struct command_registration stellaris_exec_command_handlers
[] = {
1210 .name
= "mass_erase",
1211 .handler
= &stellaris_handle_mass_erase_command
,
1212 .mode
= COMMAND_EXEC
,
1213 .help
= "erase entire device",
1215 COMMAND_REGISTRATION_DONE
1217 static const struct command_registration stellaris_command_handlers
[] = {
1219 .name
= "stellaris",
1220 .mode
= COMMAND_ANY
,
1221 .help
= "Stellaris flash command group",
1222 .chain
= stellaris_exec_command_handlers
,
1224 COMMAND_REGISTRATION_DONE
1227 struct flash_driver stellaris_flash
= {
1228 .name
= "stellaris",
1229 .commands
= stellaris_command_handlers
,
1230 .flash_bank_command
= stellaris_flash_bank_command
,
1231 .erase
= stellaris_erase
,
1232 .protect
= stellaris_protect
,
1233 .write
= stellaris_write
,
1234 .probe
= stellaris_probe
,
1235 .auto_probe
= stellaris_auto_probe
,
1236 .erase_check
= default_flash_mem_blank_check
,
1237 .protect_check
= stellaris_protect_check
,
1238 .info
= stellaris_info
,