1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2008 by Spencer Oliver *
6 * spen@spen-soft.co.uk *
8 * Copyright (C) 2007,2008 Øyvind Harboe *
9 * oyvind.harboe@zylin.com *
11 * This program is free software; you can redistribute it and/or modify *
12 * it under the terms of the GNU General Public License as published by *
13 * the Free Software Foundation; either version 2 of the License, or *
14 * (at your option) any later version. *
16 * This program is distributed in the hope that it will be useful, *
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
19 * GNU General Public License for more details. *
21 * You should have received a copy of the GNU General Public License *
22 * along with this program; if not, write to the *
23 * Free Software Foundation, Inc., *
24 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
25 ***************************************************************************/
31 #include "target_type.h"
33 #include "arm_opcodes.h"
37 * For information about ARM7TDMI, see ARM DDI 0210C (r4p1)
38 * or ARM DDI 0029G (r3). "Debug In Depth", Appendix B,
39 * covers JTAG support.
43 #define _DEBUG_INSTRUCTION_EXECUTION_
46 static int arm7tdmi_examine_debug_reason(struct target
*target
)
48 int retval
= ERROR_OK
;
49 struct arm7_9_common
*arm7_9
= target_to_arm7_9(target
);
51 /* only check the debug reason if we don't know it already */
52 if ((target
->debug_reason
!= DBG_REASON_DBGRQ
)
53 && (target
->debug_reason
!= DBG_REASON_SINGLESTEP
))
55 struct scan_field fields
[2];
59 fields
[0].num_bits
= 1;
60 fields
[0].out_value
= NULL
;
61 fields
[0].in_value
= &breakpoint
;
63 fields
[1].num_bits
= 32;
64 fields
[1].out_value
= NULL
;
65 fields
[1].in_value
= databus
;
67 if ((retval
= arm_jtag_scann(&arm7_9
->jtag_info
, 0x1, TAP_DRPAUSE
)) != ERROR_OK
)
71 retval
= arm_jtag_set_instr(&arm7_9
->jtag_info
, arm7_9
->jtag_info
.intest_instr
, NULL
, TAP_DRPAUSE
);
72 if (retval
!= ERROR_OK
)
75 jtag_add_dr_scan(arm7_9
->jtag_info
.tap
, 2, fields
, TAP_DRPAUSE
);
76 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
81 fields
[0].in_value
= NULL
;
82 fields
[0].out_value
= &breakpoint
;
83 fields
[1].in_value
= NULL
;
84 fields
[1].out_value
= databus
;
86 jtag_add_dr_scan(arm7_9
->jtag_info
.tap
, 2, fields
, TAP_DRPAUSE
);
89 target
->debug_reason
= DBG_REASON_WATCHPOINT
;
91 target
->debug_reason
= DBG_REASON_BREAKPOINT
;
97 static const int arm7tdmi_num_bits
[] = {1, 32};
99 static __inline
int arm7tdmi_clock_out_inner(struct arm_jtag
*jtag_info
, uint32_t out
, int breakpoint
)
101 uint32_t values
[2]={breakpoint
, flip_u32(out
, 32)};
103 jtag_add_dr_out(jtag_info
->tap
,
109 jtag_add_runtest(0, TAP_DRPAUSE
);
114 /* put an instruction in the ARM7TDMI pipeline or write the data bus,
115 * and optionally read data
117 * FIXME remove the unused "deprecated" parameter
119 static __inline
int arm7tdmi_clock_out(struct arm_jtag
*jtag_info
,
120 uint32_t out
, uint32_t *deprecated
, int breakpoint
)
123 arm_jtag_scann(jtag_info
, 0x1, TAP_DRPAUSE
);
124 retval
= arm_jtag_set_instr(jtag_info
, jtag_info
->intest_instr
, NULL
, TAP_DRPAUSE
);
125 if (retval
!= ERROR_OK
)
128 return arm7tdmi_clock_out_inner(jtag_info
, out
, breakpoint
);
131 /* clock the target, reading the databus */
132 static int arm7tdmi_clock_data_in(struct arm_jtag
*jtag_info
, uint32_t *in
)
134 int retval
= ERROR_OK
;
135 struct scan_field fields
[2];
137 if ((retval
= arm_jtag_scann(jtag_info
, 0x1, TAP_DRPAUSE
)) != ERROR_OK
)
141 retval
= arm_jtag_set_instr(jtag_info
, jtag_info
->intest_instr
, NULL
, TAP_DRPAUSE
);
142 if (retval
!= ERROR_OK
)
145 fields
[0].num_bits
= 1;
146 fields
[0].out_value
= NULL
;
147 fields
[0].in_value
= NULL
;
149 fields
[1].num_bits
= 32;
150 fields
[1].out_value
= NULL
;
151 fields
[1].in_value
= (uint8_t *)in
;
153 jtag_add_dr_scan(jtag_info
->tap
, 2, fields
, TAP_DRPAUSE
);
155 jtag_add_callback(arm7flip32
, (jtag_callback_data_t
)in
);
157 jtag_add_runtest(0, TAP_DRPAUSE
);
159 #ifdef _DEBUG_INSTRUCTION_EXECUTION_
160 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
164 LOG_DEBUG("in: 0x%8.8x", *in
);
166 LOG_ERROR("BUG: called with in == NULL");
172 void arm_endianness(uint8_t *tmp
, void *in
, int size
, int be
, int flip
)
174 uint32_t readback
= le_to_h_u32(tmp
);
176 readback
= flip_u32(readback
, 32);
182 h_u32_to_be(((uint8_t*)in
), readback
);
185 h_u32_to_le(((uint8_t*)in
), readback
);
191 h_u16_to_be(((uint8_t*)in
), readback
& 0xffff);
194 h_u16_to_le(((uint8_t*)in
), readback
& 0xffff);
198 *((uint8_t *)in
)= readback
& 0xff;
203 static int arm7endianness(jtag_callback_data_t arg
,
204 jtag_callback_data_t size
, jtag_callback_data_t be
,
205 jtag_callback_data_t captured
)
207 uint8_t *in
= (uint8_t *)arg
;
209 arm_endianness((uint8_t *)captured
, in
, (int)size
, (int)be
, 1);
213 /* clock the target, and read the databus
214 * the *in pointer points to a buffer where elements of 'size' bytes
215 * are stored in big (be == 1) or little (be == 0) endianness
217 static int arm7tdmi_clock_data_in_endianness(struct arm_jtag
*jtag_info
,
218 void *in
, int size
, int be
)
220 int retval
= ERROR_OK
;
221 struct scan_field fields
[2];
223 if ((retval
= arm_jtag_scann(jtag_info
, 0x1, TAP_DRPAUSE
)) != ERROR_OK
)
227 retval
= arm_jtag_set_instr(jtag_info
, jtag_info
->intest_instr
, NULL
, TAP_DRPAUSE
);
228 if (retval
!= ERROR_OK
)
231 fields
[0].num_bits
= 1;
232 fields
[0].out_value
= NULL
;
233 fields
[0].in_value
= NULL
;
235 fields
[1].num_bits
= 32;
236 fields
[1].out_value
= NULL
;
237 jtag_alloc_in_value32(&fields
[1]);
239 jtag_add_dr_scan(jtag_info
->tap
, 2, fields
, TAP_DRPAUSE
);
241 jtag_add_callback4(arm7endianness
, (jtag_callback_data_t
)in
, (jtag_callback_data_t
)size
, (jtag_callback_data_t
)be
, (jtag_callback_data_t
)fields
[1].in_value
);
243 jtag_add_runtest(0, TAP_DRPAUSE
);
245 #ifdef _DEBUG_INSTRUCTION_EXECUTION_
247 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
254 LOG_DEBUG("in: 0x%8.8x", *(uint32_t*)in
);
258 LOG_ERROR("BUG: called with in == NULL");
266 static void arm7tdmi_change_to_arm(struct target
*target
,
267 uint32_t *r0
, uint32_t *pc
)
269 struct arm7_9_common
*arm7_9
= target_to_arm7_9(target
);
270 struct arm_jtag
*jtag_info
= &arm7_9
->jtag_info
;
272 /* save r0 before using it and put system in ARM state
273 * to allow common handling of ARM and THUMB debugging */
275 /* fetch STR r0, [r0] */
276 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_STR(0, 0), NULL
, 0);
277 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, NULL
, 0);
278 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, NULL
, 0);
279 /* nothing fetched, STR r0, [r0] in Execute (2) */
280 arm7tdmi_clock_data_in(jtag_info
, r0
);
282 /* MOV r0, r15 fetched, STR in Decode */
283 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_MOV(0, 15), NULL
, 0);
284 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_STR(0, 0), NULL
, 0);
285 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, NULL
, 0);
286 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, NULL
, 0);
287 /* nothing fetched, STR r0, [r0] in Execute (2) */
288 arm7tdmi_clock_data_in(jtag_info
, pc
);
290 /* use pc-relative LDR to clear r0[1:0] (for switch to ARM mode) */
291 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_LDR_PCREL(0), NULL
, 0);
292 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, NULL
, 0);
293 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, NULL
, 0);
294 /* nothing fetched, data for LDR r0, [PC, #0] */
295 arm7tdmi_clock_out(jtag_info
, 0x0, NULL
, 0);
296 /* nothing fetched, data from previous cycle is written to register */
297 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, NULL
, 0);
300 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_BX(0), NULL
, 0);
301 /* NOP fetched, BX in Decode, MOV in Execute */
302 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, NULL
, 0);
303 /* NOP fetched, BX in Execute (1) */
304 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, NULL
, 0);
306 jtag_execute_queue();
308 /* fix program counter:
309 * MOV r0, r15 was the 4th instruction (+6)
310 * reading PC in Thumb state gives address of instruction + 4
316 /* FIX!!! is this a potential performance bottleneck w.r.t. requiring too many
317 * roundtrips when jtag_execute_queue() has a large overhead(e.g. for USB)s?
319 * The solution is to arrange for a large out/in scan in this loop and
320 * and convert data afterwards.
322 static void arm7tdmi_read_core_regs(struct target
*target
,
323 uint32_t mask
, uint32_t* core_regs
[16])
326 struct arm7_9_common
*arm7_9
= target_to_arm7_9(target
);
327 struct arm_jtag
*jtag_info
= &arm7_9
->jtag_info
;
329 /* STMIA r0-15, [r0] at debug speed
330 * register values will start to appear on 4th DCLK
332 arm7tdmi_clock_out(jtag_info
, ARMV4_5_STMIA(0, mask
& 0xffff, 0, 0), NULL
, 0);
334 /* fetch NOP, STM in DECODE stage */
335 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
336 /* fetch NOP, STM in EXECUTE stage (1st cycle) */
337 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
339 for (i
= 0; i
<= 15; i
++)
342 /* nothing fetched, STM still in EXECUTE (1 + i cycle) */
343 arm7tdmi_clock_data_in(jtag_info
, core_regs
[i
]);
347 static void arm7tdmi_read_core_regs_target_buffer(struct target
*target
,
348 uint32_t mask
, void* buffer
, int size
)
351 struct arm7_9_common
*arm7_9
= target_to_arm7_9(target
);
352 struct arm_jtag
*jtag_info
= &arm7_9
->jtag_info
;
353 int be
= (target
->endianness
== TARGET_BIG_ENDIAN
) ? 1 : 0;
354 uint32_t *buf_u32
= buffer
;
355 uint16_t *buf_u16
= buffer
;
356 uint8_t *buf_u8
= buffer
;
358 /* STMIA r0-15, [r0] at debug speed
359 * register values will start to appear on 4th DCLK
361 arm7tdmi_clock_out(jtag_info
, ARMV4_5_STMIA(0, mask
& 0xffff, 0, 0), NULL
, 0);
363 /* fetch NOP, STM in DECODE stage */
364 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
365 /* fetch NOP, STM in EXECUTE stage (1st cycle) */
366 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
368 for (i
= 0; i
<= 15; i
++)
370 /* nothing fetched, STM still in EXECUTE (1 + i cycle), read databus */
376 arm7tdmi_clock_data_in_endianness(jtag_info
, buf_u32
++, 4, be
);
379 arm7tdmi_clock_data_in_endianness(jtag_info
, buf_u16
++, 2, be
);
382 arm7tdmi_clock_data_in_endianness(jtag_info
, buf_u8
++, 1, be
);
389 static void arm7tdmi_read_xpsr(struct target
*target
, uint32_t *xpsr
, int spsr
)
391 struct arm7_9_common
*arm7_9
= target_to_arm7_9(target
);
392 struct arm_jtag
*jtag_info
= &arm7_9
->jtag_info
;
395 arm7tdmi_clock_out(jtag_info
, ARMV4_5_MRS(0, spsr
& 1), NULL
, 0);
398 arm7tdmi_clock_out(jtag_info
, ARMV4_5_STR(0, 15), NULL
, 0);
399 /* fetch NOP, STR in DECODE stage */
400 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
401 /* fetch NOP, STR in EXECUTE stage (1st cycle) */
402 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
403 /* nothing fetched, STR still in EXECUTE (2nd cycle) */
404 arm7tdmi_clock_data_in(jtag_info
, xpsr
);
407 static void arm7tdmi_write_xpsr(struct target
*target
, uint32_t xpsr
, int spsr
)
409 struct arm7_9_common
*arm7_9
= target_to_arm7_9(target
);
410 struct arm_jtag
*jtag_info
= &arm7_9
->jtag_info
;
412 LOG_DEBUG("xpsr: %8.8" PRIx32
", spsr: %i", xpsr
, spsr
);
415 arm7tdmi_clock_out(jtag_info
, ARMV4_5_MSR_IM(xpsr
& 0xff, 0, 1, spsr
), NULL
, 0);
416 /* MSR2 fetched, MSR1 in DECODE */
417 arm7tdmi_clock_out(jtag_info
, ARMV4_5_MSR_IM((xpsr
& 0xff00) >> 8, 0xc, 2, spsr
), NULL
, 0);
418 /* MSR3 fetched, MSR1 in EXECUTE (1), MSR2 in DECODE */
419 arm7tdmi_clock_out(jtag_info
, ARMV4_5_MSR_IM((xpsr
& 0xff0000) >> 16, 0x8, 4, spsr
), NULL
, 0);
420 /* nothing fetched, MSR1 in EXECUTE (2) */
421 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
422 /* MSR4 fetched, MSR2 in EXECUTE (1), MSR3 in DECODE */
423 arm7tdmi_clock_out(jtag_info
, ARMV4_5_MSR_IM((xpsr
& 0xff000000) >> 24, 0x4, 8, spsr
), NULL
, 0);
424 /* nothing fetched, MSR2 in EXECUTE (2) */
425 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
426 /* NOP fetched, MSR3 in EXECUTE (1), MSR4 in DECODE */
427 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
428 /* nothing fetched, MSR3 in EXECUTE (2) */
429 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
430 /* NOP fetched, MSR4 in EXECUTE (1) */
431 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
432 /* nothing fetched, MSR4 in EXECUTE (2) */
433 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
436 static void arm7tdmi_write_xpsr_im8(struct target
*target
,
437 uint8_t xpsr_im
, int rot
, int spsr
)
439 struct arm7_9_common
*arm7_9
= target_to_arm7_9(target
);
440 struct arm_jtag
*jtag_info
= &arm7_9
->jtag_info
;
442 LOG_DEBUG("xpsr_im: %2.2x, rot: %i, spsr: %i", xpsr_im
, rot
, spsr
);
445 arm7tdmi_clock_out(jtag_info
, ARMV4_5_MSR_IM(xpsr_im
, rot
, 1, spsr
), NULL
, 0);
446 /* NOP fetched, MSR in DECODE */
447 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
448 /* NOP fetched, MSR in EXECUTE (1) */
449 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
450 /* nothing fetched, MSR in EXECUTE (2) */
451 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
454 static void arm7tdmi_write_core_regs(struct target
*target
,
455 uint32_t mask
, uint32_t core_regs
[16])
458 struct arm7_9_common
*arm7_9
= target_to_arm7_9(target
);
459 struct arm_jtag
*jtag_info
= &arm7_9
->jtag_info
;
461 /* LDMIA r0-15, [r0] at debug speed
462 * register values will start to appear on 4th DCLK
464 arm7tdmi_clock_out(jtag_info
, ARMV4_5_LDMIA(0, mask
& 0xffff, 0, 0), NULL
, 0);
466 /* fetch NOP, LDM in DECODE stage */
467 arm7tdmi_clock_out_inner(jtag_info
, ARMV4_5_NOP
, 0);
468 /* fetch NOP, LDM in EXECUTE stage (1st cycle) */
469 arm7tdmi_clock_out_inner(jtag_info
, ARMV4_5_NOP
, 0);
471 for (i
= 0; i
<= 15; i
++)
474 /* nothing fetched, LDM still in EXECUTE (1 + i cycle) */
475 arm7tdmi_clock_out_inner(jtag_info
, core_regs
[i
], 0);
477 arm7tdmi_clock_out_inner(jtag_info
, ARMV4_5_NOP
, 0);
480 static void arm7tdmi_load_word_regs(struct target
*target
, uint32_t mask
)
482 struct arm7_9_common
*arm7_9
= target_to_arm7_9(target
);
483 struct arm_jtag
*jtag_info
= &arm7_9
->jtag_info
;
485 /* put system-speed load-multiple into the pipeline */
486 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
487 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 1);
488 arm7tdmi_clock_out(jtag_info
, ARMV4_5_LDMIA(0, mask
& 0xffff, 0, 1), NULL
, 0);
491 static void arm7tdmi_load_hword_reg(struct target
*target
, int num
)
493 struct arm7_9_common
*arm7_9
= target_to_arm7_9(target
);
494 struct arm_jtag
*jtag_info
= &arm7_9
->jtag_info
;
496 /* put system-speed load half-word into the pipeline */
497 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
498 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 1);
499 arm7tdmi_clock_out(jtag_info
, ARMV4_5_LDRH_IP(num
, 0), NULL
, 0);
502 static void arm7tdmi_load_byte_reg(struct target
*target
, int num
)
504 struct arm7_9_common
*arm7_9
= target_to_arm7_9(target
);
505 struct arm_jtag
*jtag_info
= &arm7_9
->jtag_info
;
507 /* put system-speed load byte into the pipeline */
508 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
509 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 1);
510 arm7tdmi_clock_out(jtag_info
, ARMV4_5_LDRB_IP(num
, 0), NULL
, 0);
513 static void arm7tdmi_store_word_regs(struct target
*target
, uint32_t mask
)
515 struct arm7_9_common
*arm7_9
= target_to_arm7_9(target
);
516 struct arm_jtag
*jtag_info
= &arm7_9
->jtag_info
;
518 /* put system-speed store-multiple into the pipeline */
519 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
520 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 1);
521 arm7tdmi_clock_out(jtag_info
, ARMV4_5_STMIA(0, mask
, 0, 1), NULL
, 0);
524 static void arm7tdmi_store_hword_reg(struct target
*target
, int num
)
526 struct arm7_9_common
*arm7_9
= target_to_arm7_9(target
);
527 struct arm_jtag
*jtag_info
= &arm7_9
->jtag_info
;
529 /* put system-speed store half-word into the pipeline */
530 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
531 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 1);
532 arm7tdmi_clock_out(jtag_info
, ARMV4_5_STRH_IP(num
, 0), NULL
, 0);
535 static void arm7tdmi_store_byte_reg(struct target
*target
, int num
)
537 struct arm7_9_common
*arm7_9
= target_to_arm7_9(target
);
538 struct arm_jtag
*jtag_info
= &arm7_9
->jtag_info
;
540 /* put system-speed store byte into the pipeline */
541 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
542 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 1);
543 arm7tdmi_clock_out(jtag_info
, ARMV4_5_STRB_IP(num
, 0), NULL
, 0);
546 static void arm7tdmi_write_pc(struct target
*target
, uint32_t pc
)
548 struct arm7_9_common
*arm7_9
= target_to_arm7_9(target
);
549 struct arm_jtag
*jtag_info
= &arm7_9
->jtag_info
;
551 /* LDMIA r0-15, [r0] at debug speed
552 * register values will start to appear on 4th DCLK
554 arm7tdmi_clock_out(jtag_info
, ARMV4_5_LDMIA(0, 0x8000, 0, 0), NULL
, 0);
555 /* fetch NOP, LDM in DECODE stage */
556 arm7tdmi_clock_out_inner(jtag_info
, ARMV4_5_NOP
, 0);
557 /* fetch NOP, LDM in EXECUTE stage (1st cycle) */
558 arm7tdmi_clock_out_inner(jtag_info
, ARMV4_5_NOP
, 0);
559 /* nothing fetched, LDM in EXECUTE stage (1st cycle) load register */
560 arm7tdmi_clock_out_inner(jtag_info
, pc
, 0);
561 /* nothing fetched, LDM in EXECUTE stage (2nd cycle) load register */
562 arm7tdmi_clock_out_inner(jtag_info
, ARMV4_5_NOP
, 0);
563 /* nothing fetched, LDM in EXECUTE stage (3rd cycle) load register */
564 arm7tdmi_clock_out_inner(jtag_info
, ARMV4_5_NOP
, 0);
565 /* fetch NOP, LDM in EXECUTE stage (4th cycle) */
566 arm7tdmi_clock_out_inner(jtag_info
, ARMV4_5_NOP
, 0);
567 /* fetch NOP, LDM in EXECUTE stage (5th cycle) */
568 arm7tdmi_clock_out_inner(jtag_info
, ARMV4_5_NOP
, 0);
571 static void arm7tdmi_branch_resume(struct target
*target
)
573 struct arm7_9_common
*arm7_9
= target_to_arm7_9(target
);
574 struct arm_jtag
*jtag_info
= &arm7_9
->jtag_info
;
576 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 1);
577 arm7tdmi_clock_out_inner(jtag_info
, ARMV4_5_B(0xfffffa, 0), 0);
580 static void arm7tdmi_branch_resume_thumb(struct target
*target
)
582 struct arm7_9_common
*arm7_9
= target_to_arm7_9(target
);
583 struct arm
*armv4_5
= &arm7_9
->armv4_5_common
;
584 struct arm_jtag
*jtag_info
= &arm7_9
->jtag_info
;
585 struct reg
*dbg_stat
= &arm7_9
->eice_cache
->reg_list
[EICE_DBG_STAT
];
589 /* LDMIA r0, [r0] at debug speed
590 * register values will start to appear on 4th DCLK
592 arm7tdmi_clock_out(jtag_info
, ARMV4_5_LDMIA(0, 0x1, 0, 0), NULL
, 0);
594 /* fetch NOP, LDM in DECODE stage */
595 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
596 /* fetch NOP, LDM in EXECUTE stage (1st cycle) */
597 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
598 /* nothing fetched, LDM in EXECUTE stage (2nd cycle) */
599 arm7tdmi_clock_out(jtag_info
,
600 buf_get_u32(armv4_5
->pc
->value
, 0, 32) | 1, NULL
, 0);
601 /* nothing fetched, LDM in EXECUTE stage (3rd cycle) */
602 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
604 /* Branch and eXchange */
605 arm7tdmi_clock_out(jtag_info
, ARMV4_5_BX(0), NULL
, 0);
607 embeddedice_read_reg(dbg_stat
);
609 /* fetch NOP, BX in DECODE stage */
610 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
612 /* target is now in Thumb state */
613 embeddedice_read_reg(dbg_stat
);
615 /* fetch NOP, BX in EXECUTE stage (1st cycle) */
616 arm7tdmi_clock_out(jtag_info
, ARMV4_5_NOP
, NULL
, 0);
618 /* target is now in Thumb state */
619 embeddedice_read_reg(dbg_stat
);
622 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_LDR_PCREL(0), NULL
, 0);
623 /* fetch NOP, LDR in Decode */
624 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, NULL
, 0);
625 /* fetch NOP, LDR in Execute */
626 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, NULL
, 0);
627 /* nothing fetched, LDR in EXECUTE stage (2nd cycle) */
628 arm7tdmi_clock_out(jtag_info
, buf_get_u32(armv4_5
->core_cache
->reg_list
[0].value
, 0, 32), NULL
, 0);
629 /* nothing fetched, LDR in EXECUTE stage (3rd cycle) */
630 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, NULL
, 0);
632 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, NULL
, 0);
633 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, NULL
, 0);
635 embeddedice_read_reg(dbg_stat
);
637 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_NOP
, NULL
, 1);
638 arm7tdmi_clock_out(jtag_info
, ARMV4_5_T_B(0x7f8), NULL
, 0);
641 static void arm7tdmi_build_reg_cache(struct target
*target
)
643 struct reg_cache
**cache_p
= register_get_last_cache_p(&target
->reg_cache
);
644 struct arm
*armv4_5
= target_to_arm(target
);
646 (*cache_p
) = arm_build_reg_cache(target
, armv4_5
);
649 int arm7tdmi_init_target(struct command_context
*cmd_ctx
, struct target
*target
)
651 arm7tdmi_build_reg_cache(target
);
656 int arm7tdmi_init_arch_info(struct target
*target
,
657 struct arm7_9_common
*arm7_9
, struct jtag_tap
*tap
)
659 /* prepare JTAG information for the new target */
660 arm7_9
->jtag_info
.tap
= tap
;
661 arm7_9
->jtag_info
.scann_size
= 4;
663 /* register arch-specific functions */
664 arm7_9
->examine_debug_reason
= arm7tdmi_examine_debug_reason
;
665 arm7_9
->change_to_arm
= arm7tdmi_change_to_arm
;
666 arm7_9
->read_core_regs
= arm7tdmi_read_core_regs
;
667 arm7_9
->read_core_regs_target_buffer
= arm7tdmi_read_core_regs_target_buffer
;
668 arm7_9
->read_xpsr
= arm7tdmi_read_xpsr
;
670 arm7_9
->write_xpsr
= arm7tdmi_write_xpsr
;
671 arm7_9
->write_xpsr_im8
= arm7tdmi_write_xpsr_im8
;
672 arm7_9
->write_core_regs
= arm7tdmi_write_core_regs
;
674 arm7_9
->load_word_regs
= arm7tdmi_load_word_regs
;
675 arm7_9
->load_hword_reg
= arm7tdmi_load_hword_reg
;
676 arm7_9
->load_byte_reg
= arm7tdmi_load_byte_reg
;
678 arm7_9
->store_word_regs
= arm7tdmi_store_word_regs
;
679 arm7_9
->store_hword_reg
= arm7tdmi_store_hword_reg
;
680 arm7_9
->store_byte_reg
= arm7tdmi_store_byte_reg
;
682 arm7_9
->write_pc
= arm7tdmi_write_pc
;
683 arm7_9
->branch_resume
= arm7tdmi_branch_resume
;
684 arm7_9
->branch_resume_thumb
= arm7tdmi_branch_resume_thumb
;
686 arm7_9
->enable_single_step
= arm7_9_enable_eice_step
;
687 arm7_9
->disable_single_step
= arm7_9_disable_eice_step
;
689 arm7_9
->post_debug_entry
= NULL
;
691 arm7_9
->pre_restore_context
= NULL
;
693 /* initialize arch-specific breakpoint handling */
694 arm7_9
->arm_bkpt
= 0xdeeedeee;
695 arm7_9
->thumb_bkpt
= 0xdeee;
697 arm7_9
->dbgreq_adjust_pc
= 2;
699 arm7_9_init_arch_info(target
, arm7_9
);
704 static int arm7tdmi_target_create(struct target
*target
, Jim_Interp
*interp
)
706 struct arm7_9_common
*arm7_9
;
708 arm7_9
= calloc(1,sizeof(struct arm7_9_common
));
709 arm7tdmi_init_arch_info(target
, arm7_9
, target
->tap
);
710 arm7_9
->armv4_5_common
.is_armv4
= true;
715 /** Holds methods for ARM7TDMI targets. */
716 struct target_type arm7tdmi_target
=
721 .arch_state
= arm_arch_state
,
723 .target_request_data
= arm7_9_target_request_data
,
726 .resume
= arm7_9_resume
,
729 .assert_reset
= arm7_9_assert_reset
,
730 .deassert_reset
= arm7_9_deassert_reset
,
731 .soft_reset_halt
= arm7_9_soft_reset_halt
,
733 .get_gdb_reg_list
= arm_get_gdb_reg_list
,
735 .read_memory
= arm7_9_read_memory
,
736 .write_memory
= arm7_9_write_memory
,
737 .bulk_write_memory
= arm7_9_bulk_write_memory
,
739 .checksum_memory
= arm_checksum_memory
,
740 .blank_check_memory
= arm_blank_check_memory
,
742 .run_algorithm
= armv4_5_run_algorithm
,
744 .add_breakpoint
= arm7_9_add_breakpoint
,
745 .remove_breakpoint
= arm7_9_remove_breakpoint
,
746 .add_watchpoint
= arm7_9_add_watchpoint
,
747 .remove_watchpoint
= arm7_9_remove_watchpoint
,
749 .commands
= arm7_9_command_handlers
,
750 .target_create
= arm7tdmi_target_create
,
751 .init_target
= arm7tdmi_init_target
,
752 .examine
= arm7_9_examine
,
753 .check_reset
= arm7_9_check_reset
,