1 /***************************************************************************
2 * Copyright (C) 2009 by David Brownell *
4 * This program is free software; you can redistribute it and/or modify *
5 * it under the terms of the GNU General Public License as published by *
6 * the Free Software Foundation; either version 2 of the License, or *
7 * (at your option) any later version. *
9 * This program is distributed in the hope that it will be useful, *
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
12 * GNU General Public License for more details. *
14 * You should have received a copy of the GNU General Public License *
15 * along with this program; if not, write to the *
16 * Free Software Foundation, Inc., *
17 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
18 ***************************************************************************/
23 #include "replacements.h"
26 #include "arm_disassembler.h"
29 #include "binarybuffer.h"
37 static void armv7a_show_fault_registers(struct target
*target
)
39 uint32_t dfsr
, ifsr
, dfar
, ifar
;
40 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
42 armv7a
->read_cp15(target
, 0, 0, 5, 0, &dfsr
);
43 armv7a
->read_cp15(target
, 0, 1, 5, 0, &ifsr
);
44 armv7a
->read_cp15(target
, 0, 0, 6, 0, &dfar
);
45 armv7a
->read_cp15(target
, 0, 2, 6, 0, &ifar
);
47 LOG_USER("Data fault registers DFSR: %8.8" PRIx32
48 ", DFAR: %8.8" PRIx32
, dfsr
, dfar
);
49 LOG_USER("Instruction fault registers IFSR: %8.8" PRIx32
50 ", IFAR: %8.8" PRIx32
, ifsr
, ifar
);
54 int armv7a_arch_state(struct target
*target
)
56 static const char *state
[] =
61 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
62 struct armv4_5_common_s
*armv4_5
= &armv7a
->armv4_5_common
;
64 if (armv7a
->common_magic
!= ARMV7_COMMON_MAGIC
)
66 LOG_ERROR("BUG: called for a non-ARMv7A target");
67 return ERROR_INVALID_ARGUMENTS
;
70 LOG_USER("target halted in %s state due to %s, current mode: %s\n"
71 "cpsr: 0x%8.8" PRIx32
" pc: 0x%8.8" PRIx32
"\n"
72 "MMU: %s, D-Cache: %s, I-Cache: %s",
73 armv4_5_state_strings
[armv4_5
->core_state
],
74 Jim_Nvp_value2name_simple(nvp_target_debug_reason
,
75 target
->debug_reason
)->name
,
76 arm_mode_name(armv4_5
->core_mode
),
77 buf_get_u32(armv4_5
->core_cache
78 ->reg_list
[ARMV4_5_CPSR
].value
, 0, 32),
79 buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32),
80 state
[armv7a
->armv4_5_mmu
.mmu_enabled
],
81 state
[armv7a
->armv4_5_mmu
.armv4_5_cache
.d_u_cache_enabled
],
82 state
[armv7a
->armv4_5_mmu
.armv4_5_cache
.i_cache_enabled
]);
84 if (armv4_5
->core_mode
== ARMV4_5_MODE_ABT
)
85 armv7a_show_fault_registers(target
);
91 COMMAND_HANDLER(handle_dap_baseaddr_command
)
93 struct target
*target
= get_current_target(CMD_CTX
);
94 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
95 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
97 return CALL_COMMAND_HANDLER(dap_baseaddr_command
, swjdp
);
100 COMMAND_HANDLER(handle_dap_memaccess_command
)
102 struct target
*target
= get_current_target(CMD_CTX
);
103 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
104 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
106 return CALL_COMMAND_HANDLER(dap_memaccess_command
, swjdp
);
109 COMMAND_HANDLER(handle_dap_apsel_command
)
111 struct target
*target
= get_current_target(CMD_CTX
);
112 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
113 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
115 return CALL_COMMAND_HANDLER(dap_apsel_command
, swjdp
);
118 COMMAND_HANDLER(handle_dap_apid_command
)
120 struct target
*target
= get_current_target(CMD_CTX
);
121 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
122 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
124 return CALL_COMMAND_HANDLER(dap_apid_command
, swjdp
);
127 COMMAND_HANDLER(handle_dap_info_command
)
129 struct target
*target
= get_current_target(CMD_CTX
);
130 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
131 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
136 apsel
= swjdp
->apsel
;
139 COMMAND_PARSE_NUMBER(u32
, CMD_ARGV
[0], apsel
);
142 return ERROR_COMMAND_SYNTAX_ERROR
;
145 return dap_info_command(CMD_CTX
, swjdp
, apsel
);
148 int armv7a_register_commands(struct command_context
*cmd_ctx
)
150 struct command
*arm_adi_v5_dap_cmd
;
152 arm_adi_v5_dap_cmd
= register_command(cmd_ctx
, NULL
, "dap",
154 "cortex dap specific commands");
156 register_command(cmd_ctx
, arm_adi_v5_dap_cmd
, "info",
157 handle_dap_info_command
, COMMAND_EXEC
,
158 "dap info for ap [num], "
159 "default currently selected AP");
160 register_command(cmd_ctx
, arm_adi_v5_dap_cmd
, "apsel",
161 handle_dap_apsel_command
, COMMAND_EXEC
,
162 "select a different AP [num] (default 0)");
163 register_command(cmd_ctx
, arm_adi_v5_dap_cmd
, "apid",
164 handle_dap_apid_command
, COMMAND_EXEC
,
165 "return id reg from AP [num], "
166 "default currently selected AP");
167 register_command(cmd_ctx
, arm_adi_v5_dap_cmd
, "baseaddr",
168 handle_dap_baseaddr_command
, COMMAND_EXEC
,
169 "return debug base address from AP [num], "
170 "default currently selected AP");
171 register_command(cmd_ctx
, arm_adi_v5_dap_cmd
, "memaccess",
172 handle_dap_memaccess_command
, COMMAND_EXEC
,
173 "set/get number of extra tck for mem-ap memory "
174 "bus access [0-255]");