1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2007,2008 Øyvind Harboe *
6 * oyvind.harboe@zylin.com *
8 * Copyright (C) 2008 by Spencer Oliver *
9 * spen@spen-soft.co.uk *
11 * This program is free software; you can redistribute it and/or modify *
12 * it under the terms of the GNU General Public License as published by *
13 * the Free Software Foundation; either version 2 of the License, or *
14 * (at your option) any later version. *
16 * This program is distributed in the hope that it will be useful, *
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
19 * GNU General Public License for more details. *
21 * You should have received a copy of the GNU General Public License *
22 * along with this program; if not, write to the *
23 * Free Software Foundation, Inc., *
24 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
25 ***************************************************************************/
30 #include "embeddedice.h"
34 static bitfield_desc_t embeddedice_comms_ctrl_bitfield_desc
[] =
43 static int embeddedice_reg_arch_info
[] =
46 0x8, 0x9, 0xa, 0xb, 0xc, 0xd,
47 0x10, 0x11, 0x12, 0x13, 0x14, 0x15,
51 static char* embeddedice_reg_list
[] =
63 "watch 0 control value",
64 "watch 0 control mask",
70 "watch 1 control value",
71 "watch 1 control mask",
76 static int embeddedice_reg_arch_type
= -1;
78 static int embeddedice_get_reg(reg_t
*reg
);
80 reg_cache_t
* embeddedice_build_reg_cache(target_t
*target
, arm7_9_common_t
*arm7_9
)
83 reg_cache_t
*reg_cache
= malloc(sizeof(reg_cache_t
));
84 reg_t
*reg_list
= NULL
;
85 embeddedice_reg_t
*arch_info
= NULL
;
86 arm_jtag_t
*jtag_info
= &arm7_9
->jtag_info
;
91 /* register a register arch-type for EmbeddedICE registers only once */
92 if (embeddedice_reg_arch_type
== -1)
93 embeddedice_reg_arch_type
= register_reg_arch_type(embeddedice_get_reg
, embeddedice_set_reg_w_exec
);
95 if (arm7_9
->has_vector_catch
)
100 /* the actual registers are kept in two arrays */
101 reg_list
= calloc(num_regs
, sizeof(reg_t
));
102 arch_info
= calloc(num_regs
, sizeof(embeddedice_reg_t
));
104 /* fill in values for the reg cache */
105 reg_cache
->name
= "EmbeddedICE registers";
106 reg_cache
->next
= NULL
;
107 reg_cache
->reg_list
= reg_list
;
108 reg_cache
->num_regs
= num_regs
;
110 /* set up registers */
111 for (i
= 0; i
< num_regs
; i
++)
113 reg_list
[i
].name
= embeddedice_reg_list
[i
];
114 reg_list
[i
].size
= 32;
115 reg_list
[i
].dirty
= 0;
116 reg_list
[i
].valid
= 0;
117 reg_list
[i
].bitfield_desc
= NULL
;
118 reg_list
[i
].num_bitfields
= 0;
119 reg_list
[i
].value
= calloc(1, 4);
120 reg_list
[i
].arch_info
= &arch_info
[i
];
121 reg_list
[i
].arch_type
= embeddedice_reg_arch_type
;
122 arch_info
[i
].addr
= embeddedice_reg_arch_info
[i
];
123 arch_info
[i
].jtag_info
= jtag_info
;
126 /* identify EmbeddedICE version by reading DCC control register */
127 embeddedice_read_reg(®_list
[EICE_COMMS_CTRL
]);
128 if ((retval
=jtag_execute_queue())!=ERROR_OK
)
130 for (i
= 0; i
< num_regs
; i
++)
132 free(reg_list
[i
].value
);
139 eice_version
= buf_get_u32(reg_list
[EICE_COMMS_CTRL
].value
, 28, 4);
141 switch (eice_version
)
144 reg_list
[EICE_DBG_CTRL
].size
= 3;
145 reg_list
[EICE_DBG_STAT
].size
= 5;
148 reg_list
[EICE_DBG_CTRL
].size
= 4;
149 reg_list
[EICE_DBG_STAT
].size
= 5;
150 arm7_9
->has_single_step
= 1;
153 LOG_ERROR("EmbeddedICE version 3 detected, EmbeddedICE handling might be broken");
154 reg_list
[EICE_DBG_CTRL
].size
= 6;
155 reg_list
[EICE_DBG_STAT
].size
= 5;
156 arm7_9
->has_single_step
= 1;
157 arm7_9
->has_monitor_mode
= 1;
160 reg_list
[EICE_DBG_CTRL
].size
= 6;
161 reg_list
[EICE_DBG_STAT
].size
= 5;
162 arm7_9
->has_monitor_mode
= 1;
165 reg_list
[EICE_DBG_CTRL
].size
= 6;
166 reg_list
[EICE_DBG_STAT
].size
= 5;
167 arm7_9
->has_single_step
= 1;
168 arm7_9
->has_monitor_mode
= 1;
171 reg_list
[EICE_DBG_CTRL
].size
= 6;
172 reg_list
[EICE_DBG_STAT
].size
= 10;
173 arm7_9
->has_monitor_mode
= 1;
176 LOG_WARNING("EmbeddedICE version 7 detected, EmbeddedICE handling might be broken");
177 reg_list
[EICE_DBG_CTRL
].size
= 6;
178 reg_list
[EICE_DBG_STAT
].size
= 5;
179 arm7_9
->has_monitor_mode
= 1;
182 LOG_ERROR("unknown EmbeddedICE version (comms ctrl: 0x%8.8x)", buf_get_u32(reg_list
[EICE_COMMS_CTRL
].value
, 0, 32));
188 int embeddedice_setup(target_t
*target
)
191 armv4_5_common_t
*armv4_5
= target
->arch_info
;
192 arm7_9_common_t
*arm7_9
= armv4_5
->arch_info
;
194 /* explicitly disable monitor mode */
195 if (arm7_9
->has_monitor_mode
)
197 reg_t
*dbg_ctrl
= &arm7_9
->eice_cache
->reg_list
[EICE_DBG_CTRL
];
199 embeddedice_read_reg(dbg_ctrl
);
200 if ((retval
=jtag_execute_queue())!=ERROR_OK
)
202 buf_set_u32(dbg_ctrl
->value
, 4, 1, 0);
203 embeddedice_set_reg_w_exec(dbg_ctrl
, dbg_ctrl
->value
);
205 return jtag_execute_queue();
208 static int embeddedice_get_reg(reg_t
*reg
)
211 if ((retval
= embeddedice_read_reg(reg
)) != ERROR_OK
)
213 LOG_ERROR("BUG: error scheduling EmbeddedICE register read");
217 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
219 LOG_ERROR("register read failed");
226 int embeddedice_read_reg_w_check(reg_t
*reg
, u8
* check_value
, u8
* check_mask
)
228 embeddedice_reg_t
*ice_reg
= reg
->arch_info
;
229 u8 reg_addr
= ice_reg
->addr
& 0x1f;
230 scan_field_t fields
[3];
234 jtag_add_end_state(TAP_IDLE
);
235 arm_jtag_scann(ice_reg
->jtag_info
, 0x2);
237 arm_jtag_set_instr(ice_reg
->jtag_info
, ice_reg
->jtag_info
->intest_instr
, NULL
);
239 fields
[0].tap
= ice_reg
->jtag_info
->tap
;
240 fields
[0].num_bits
= 32;
241 fields
[0].out_value
= reg
->value
;
242 fields
[0].in_value
= NULL
;
244 fields
[1].tap
= ice_reg
->jtag_info
->tap
;
245 fields
[1].num_bits
= 5;
246 fields
[1].out_value
= field1_out
;
247 buf_set_u32(fields
[1].out_value
, 0, 5, reg_addr
);
248 fields
[1].in_value
= NULL
;
250 fields
[2].tap
= ice_reg
->jtag_info
->tap
;
251 fields
[2].num_bits
= 1;
252 fields
[2].out_value
= field2_out
;
253 buf_set_u32(fields
[2].out_value
, 0, 1, 0);
254 fields
[2].in_value
= NULL
;
256 jtag_add_dr_scan(3, fields
, TAP_INVALID
);
258 fields
[0].in_value
= reg
->value
;
260 /* when reading the DCC data register, leaving the address field set to
261 * EICE_COMMS_DATA would read the register twice
262 * reading the control register is safe
264 buf_set_u32(fields
[1].out_value
, 0, 5, embeddedice_reg_arch_info
[EICE_COMMS_CTRL
]);
266 jtag_add_dr_scan(3, fields
, TAP_INVALID
);
268 jtag_check_value_mask(fields
+0, check_value
, check_mask
);
273 /* receive <size> words of 32 bit from the DCC
274 * we pretend the target is always going to be fast enough
275 * (relative to the JTAG clock), so we don't need to handshake
277 int embeddedice_receive(arm_jtag_t
*jtag_info
, u32
*data
, u32 size
)
279 scan_field_t fields
[3];
283 jtag_add_end_state(TAP_IDLE
);
284 arm_jtag_scann(jtag_info
, 0x2);
285 arm_jtag_set_instr(jtag_info
, jtag_info
->intest_instr
, NULL
);
287 fields
[0].tap
= jtag_info
->tap
;
288 fields
[0].num_bits
= 32;
289 fields
[0].out_value
= NULL
;
290 fields
[0].in_value
= NULL
;
292 fields
[1].tap
= jtag_info
->tap
;
293 fields
[1].num_bits
= 5;
294 fields
[1].out_value
= field1_out
;
295 buf_set_u32(fields
[1].out_value
, 0, 5, embeddedice_reg_arch_info
[EICE_COMMS_DATA
]);
296 fields
[1].in_value
= NULL
;
298 fields
[2].tap
= jtag_info
->tap
;
299 fields
[2].num_bits
= 1;
300 fields
[2].out_value
= field2_out
;
301 buf_set_u32(fields
[2].out_value
, 0, 1, 0);
302 fields
[2].in_value
= NULL
;
304 jtag_add_dr_scan(3, fields
, TAP_INVALID
);
308 /* when reading the last item, set the register address to the DCC control reg,
309 * to avoid reading additional data from the DCC data reg
312 buf_set_u32(fields
[1].out_value
, 0, 5, embeddedice_reg_arch_info
[EICE_COMMS_CTRL
]);
314 fields
[0].in_value
= (u8
*)data
;
315 jtag_add_dr_scan(3, fields
, TAP_INVALID
);
316 jtag_add_callback(arm_le_to_h_u32
, (u8
*)data
);
322 return jtag_execute_queue();
325 int embeddedice_read_reg(reg_t
*reg
)
327 return embeddedice_read_reg_w_check(reg
, NULL
, NULL
);
330 void embeddedice_set_reg(reg_t
*reg
, u32 value
)
332 embeddedice_write_reg(reg
, value
);
334 buf_set_u32(reg
->value
, 0, reg
->size
, value
);
340 int embeddedice_set_reg_w_exec(reg_t
*reg
, u8
*buf
)
343 embeddedice_set_reg(reg
, buf_get_u32(buf
, 0, reg
->size
));
345 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
347 LOG_ERROR("register write failed");
353 void embeddedice_write_reg(reg_t
*reg
, u32 value
)
355 embeddedice_reg_t
*ice_reg
= reg
->arch_info
;
357 LOG_DEBUG("%i: 0x%8.8x", ice_reg
->addr
, value
);
359 jtag_add_end_state(TAP_IDLE
);
360 arm_jtag_scann(ice_reg
->jtag_info
, 0x2);
362 arm_jtag_set_instr(ice_reg
->jtag_info
, ice_reg
->jtag_info
->intest_instr
, NULL
);
364 u8 reg_addr
= ice_reg
->addr
& 0x1f;
365 embeddedice_write_reg_inner(ice_reg
->jtag_info
->tap
, reg_addr
, value
);
369 void embeddedice_store_reg(reg_t
*reg
)
371 embeddedice_write_reg(reg
, buf_get_u32(reg
->value
, 0, reg
->size
));
374 /* send <size> words of 32 bit to the DCC
375 * we pretend the target is always going to be fast enough
376 * (relative to the JTAG clock), so we don't need to handshake
378 int embeddedice_send(arm_jtag_t
*jtag_info
, u32
*data
, u32 size
)
380 scan_field_t fields
[3];
385 jtag_add_end_state(TAP_IDLE
);
386 arm_jtag_scann(jtag_info
, 0x2);
387 arm_jtag_set_instr(jtag_info
, jtag_info
->intest_instr
, NULL
);
389 fields
[0].tap
= jtag_info
->tap
;
390 fields
[0].num_bits
= 32;
391 fields
[0].out_value
= field0_out
;
392 fields
[0].in_value
= NULL
;
394 fields
[1].tap
= jtag_info
->tap
;
395 fields
[1].num_bits
= 5;
396 fields
[1].out_value
= field1_out
;
397 buf_set_u32(fields
[1].out_value
, 0, 5, embeddedice_reg_arch_info
[EICE_COMMS_DATA
]);
398 fields
[1].in_value
= NULL
;
400 fields
[2].tap
= jtag_info
->tap
;
401 fields
[2].num_bits
= 1;
402 fields
[2].out_value
= field2_out
;
403 buf_set_u32(fields
[2].out_value
, 0, 1, 1);
405 fields
[2].in_value
= NULL
;
409 buf_set_u32(fields
[0].out_value
, 0, 32, *data
);
410 jtag_add_dr_scan(3, fields
, TAP_INVALID
);
416 /* call to jtag_execute_queue() intentionally omitted */
420 /* wait for DCC control register R/W handshake bit to become active
422 int embeddedice_handshake(arm_jtag_t
*jtag_info
, int hsbit
, u32 timeout
)
424 scan_field_t fields
[3];
433 if (hsbit
== EICE_COMM_CTRL_WBIT
)
435 else if (hsbit
== EICE_COMM_CTRL_RBIT
)
438 return ERROR_INVALID_ARGUMENTS
;
440 jtag_add_end_state(TAP_IDLE
);
441 arm_jtag_scann(jtag_info
, 0x2);
442 arm_jtag_set_instr(jtag_info
, jtag_info
->intest_instr
, NULL
);
444 fields
[0].tap
= jtag_info
->tap
;
445 fields
[0].num_bits
= 32;
446 fields
[0].out_value
= NULL
;
447 fields
[0].in_value
= field0_in
;
449 fields
[1].tap
= jtag_info
->tap
;
450 fields
[1].num_bits
= 5;
451 fields
[1].out_value
= field1_out
;
452 buf_set_u32(fields
[1].out_value
, 0, 5, embeddedice_reg_arch_info
[EICE_COMMS_CTRL
]);
453 fields
[1].in_value
= NULL
;
455 fields
[2].tap
= jtag_info
->tap
;
456 fields
[2].num_bits
= 1;
457 fields
[2].out_value
= field2_out
;
458 buf_set_u32(fields
[2].out_value
, 0, 1, 0);
459 fields
[2].in_value
= NULL
;
461 jtag_add_dr_scan(3, fields
, TAP_INVALID
);
462 gettimeofday(&lap
, NULL
);
465 jtag_add_dr_scan(3, fields
, TAP_INVALID
);
466 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
469 if (buf_get_u32(field0_in
, hsbit
, 1) == hsact
)
472 gettimeofday(&now
, NULL
);
474 while ((u32
)((now
.tv_sec
-lap
.tv_sec
)*1000 + (now
.tv_usec
-lap
.tv_usec
)/1000) <= timeout
);
476 return ERROR_TARGET_TIMEOUT
;
479 /* this is the inner loop of the open loop DCC write of data to target */
480 void MINIDRIVER(embeddedice_write_dcc
)(jtag_tap_t
*tap
, int reg_addr
, u8
*buffer
, int little
, int count
)
483 for (i
= 0; i
< count
; i
++)
485 embeddedice_write_reg_inner(tap
, reg_addr
, fast_target_buffer_get_u32(buffer
, little
));