1 set AT91_WDT_CR [expr ($AT91_WDT + 0x00)] ;# Watchdog Control Register
2 set AT91_WDT_WDRSTT [expr (1 << 0)] ;# Restart
3 set AT91_WDT_KEY [expr (0xa5 << 24)] ;# KEY Password
5 set AT91_WDT_MR [expr ($AT91_WDT + 0x04)] ;# Watchdog Mode Register
6 set AT91_WDT_WDV [expr (0xfff << 0)] ;# Counter Value
7 set AT91_WDT_WDFIEN [expr (1 << 12)] ;# Fault Interrupt Enable
8 set AT91_WDT_WDRSTEN [expr (1 << 13)] ;# Reset Processor
9 set AT91_WDT_WDRPROC [expr (1 << 14)] ;# Timer Restart
10 set AT91_WDT_WDDIS [expr (1 << 15)] ;# Watchdog Disable
11 set AT91_WDT_WDD [expr (0xfff << 16)] ;# Delta Value
12 set AT91_WDT_WDDBGHLT [expr (1 << 28)] ;# Debug Halt
13 set AT91_WDT_WDIDLEHLT [expr (1 << 29)] ;# Idle Halt
15 set AT91_WDT_SR [expr ($AT91_WDT + 0x08)] ;# Watchdog Status Register
16 set AT91_WDT_WDUNF [expr (1 << 0)] ;# Watchdog Underflow
17 set AT91_WDT_WDERR [expr (1 << 1)] ;# Watchdog Error