1 # script for stm32l4x family
4 # stm32l4 devices support both JTAG and SWD transports.
6 source [find target/swj-dp.tcl]
7 source [find mem_helper.tcl]
9 if { [info exists CHIPNAME] } {
10 set _CHIPNAME $CHIPNAME
12 set _CHIPNAME stm32l4x
17 # Work-area is a space in RAM used for flash programming
18 # Smallest current target has 64kB ram, use 32kB by default to avoid surprises
19 if { [info exists WORKAREASIZE] } {
20 set _WORKAREASIZE $WORKAREASIZE
22 set _WORKAREASIZE 0x8000
26 if { [info exists CPUTAPID] } {
27 set _CPUTAPID $CPUTAPID
30 # See STM Document RM0351
31 # Section 44.6.3 - corresponds to Cortex-M4 r0p1
32 set _CPUTAPID 0x4ba00477
34 set _CPUTAPID 0x2ba01477
38 swj_newdap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
39 dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu
42 jtag newtap $_CHIPNAME bs -irlen 5
45 set _TARGETNAME $_CHIPNAME.cpu
46 target create $_TARGETNAME cortex_m -endian $_ENDIAN -dap $_CHIPNAME.dap
48 $_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0
50 set _FLASHNAME $_CHIPNAME.flash
51 flash bank $_FLASHNAME stm32l4x 0 0 0 0 $_TARGETNAME
53 # Common knowledges tells JTAG speed should be <= F_CPU/6.
54 # F_CPU after reset is MSI 4MHz, so use F_JTAG = 500 kHz to stay on
57 # Note that there is a pretty wide band where things are
58 # more or less stable, see http://openocd.zylin.com/#/c/3366/
61 adapter srst delay 100
66 reset_config srst_nogate
69 # if srst is not fitted use SYSRESETREQ to
70 # perform a soft reset
71 cortex_m reset_config sysresetreq
74 $_TARGETNAME configure -event reset-init {
75 # CPU comes out of reset with MSI_ON | MSI_RDY | MSI Range 6 (4 MHz).
76 # Use MSI 24 MHz clock, compliant even with VOS == 2.
77 # 3 WS compliant with VOS == 2 and 24 MHz.
78 mww 0x40022000 0x00000103 ;# FLASH_ACR = PRFTBE | 3(Latency)
79 mww 0x40021000 0x00000099 ;# RCC_CR = MSI_ON | MSIRGSEL | MSI Range 9
80 # Boost JTAG frequency
84 $_TARGETNAME configure -event reset-start {
85 # Reset clock is MSI (4 MHz)
89 $_TARGETNAME configure -event examine-end {
90 # DBGMCU_CR |= DBG_STANDBY | DBG_STOP | DBG_SLEEP
91 mmw 0xE0042004 0x00000007 0
93 # Stop watchdog counters during halt
94 # DBGMCU_APB1_FZ |= DBG_IWDG_STOP | DBG_WWDG_STOP
95 mmw 0xE0042008 0x00001800 0
98 $_TARGETNAME configure -event trace-config {
99 # Set TRACE_IOEN; TRACE_MODE is set to async; when using sync
100 # change this value accordingly to configure trace pins
102 mmw 0xE0042004 0x00000020 0