Enable instruction fusion of AES instructions on ARM for Cortex-A53 and