?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
* real.c: Avoid parse error if FLOAT_WORDS_BIG_ENDIAN is
[official-gcc.git] / gcc / config / arm / arm.h
blob58654729884bac4e2c14cdf8559d010ebb7b72b3
1 /* Definitions of target machine for GNU compiler, for ARM.
2 Copyright (C) 1991, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000,
3 2001, 2002 Free Software Foundation, Inc.
4 Contributed by Pieter `Tiggr' Schoenmakers (rcpieter@win.tue.nl)
5 and Martin Simmons (@harleqn.co.uk).
6 More major hacks by Richard Earnshaw (rearnsha@arm.com)
7 Minor hacks by Nick Clifton (nickc@cygnus.com)
8
9 This file is part of GNU CC.
10
11 GNU CC is free software; you can redistribute it and/or modify
12 it under the terms of the GNU General Public License as published by
13 the Free Software Foundation; either version 2, or (at your option)
14 any later version.
15
16 GNU CC is distributed in the hope that it will be useful,
17 but WITHOUT ANY WARRANTY; without even the implied warranty of
18 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 GNU General Public License for more details.
20
21 You should have received a copy of the GNU General Public License
22 along with GNU CC; see the file COPYING. If not, write to
23 the Free Software Foundation, 59 Temple Place - Suite 330,
24 Boston, MA 02111-1307, USA. */
25
26 #ifndef GCC_ARM_H
27 #define GCC_ARM_H
28
29 /* Target CPU builtins. */
30 #define TARGET_CPU_CPP_BUILTINS() \
31 do \
32 { \
33 if (TARGET_ARM) \
34 builtin_define ("__arm__"); \
35 else \
36 builtin_define ("__thumb__"); \
37 \
38 if (TARGET_BIG_END) \
39 { \
40 builtin_define ("__ARMEB__"); \
41 if (TARGET_THUMB) \
42 builtin_define ("__THUMBEB__"); \
43 if (TARGET_LITTLE_WORDS) \
44 builtin_define ("__ARMWEL__"); \
45 } \
46 else \
47 { \
48 builtin_define ("__ARMEL__"); \
49 if (TARGET_THUMB) \
50 builtin_define ("__THUMBEL__"); \
51 } \
52 \
53 if (TARGET_APCS_32) \
54 builtin_define ("__APCS_32__"); \
55 else \
56 builtin_define ("__APCS_26__"); \
57 \
58 if (TARGET_SOFT_FLOAT) \
59 builtin_define ("__SOFTFP__"); \
60 \
61 /* FIXME: TARGET_HARD_FLOAT currently implies \
62 FPA. */ \
63 if (TARGET_VFP && !TARGET_HARD_FLOAT) \
64 builtin_define ("__VFP_FP__"); \
65 \
66 /* Add a define for interworking. \
67 Needed when building libgcc.a. */ \
68 if (TARGET_INTERWORK) \
69 builtin_define ("__THUMB_INTERWORK__"); \
70 \
71 builtin_assert ("cpu=arm"); \
72 builtin_assert ("machine=arm"); \
73 } while (0)
74
75 #define TARGET_CPU_arm2 0x0000
76 #define TARGET_CPU_arm250 0x0000
77 #define TARGET_CPU_arm3 0x0000
78 #define TARGET_CPU_arm6 0x0001
79 #define TARGET_CPU_arm600 0x0001
80 #define TARGET_CPU_arm610 0x0002
81 #define TARGET_CPU_arm7 0x0001
82 #define TARGET_CPU_arm7m 0x0004
83 #define TARGET_CPU_arm7dm 0x0004
84 #define TARGET_CPU_arm7dmi 0x0004
85 #define TARGET_CPU_arm700 0x0001
86 #define TARGET_CPU_arm710 0x0002
87 #define TARGET_CPU_arm7100 0x0002
88 #define TARGET_CPU_arm7500 0x0002
89 #define TARGET_CPU_arm7500fe 0x1001
90 #define TARGET_CPU_arm7tdmi 0x0008
91 #define TARGET_CPU_arm8 0x0010
92 #define TARGET_CPU_arm810 0x0020
93 #define TARGET_CPU_strongarm 0x0040
94 #define TARGET_CPU_strongarm110 0x0040
95 #define TARGET_CPU_strongarm1100 0x0040
96 #define TARGET_CPU_arm9 0x0080
97 #define TARGET_CPU_arm9tdmi 0x0080
98 #define TARGET_CPU_xscale 0x0100
99 /* Configure didn't specify. */
100 #define TARGET_CPU_generic 0x8000
101
102 typedef enum arm_cond_code
103 {
104 ARM_EQ = 0, ARM_NE, ARM_CS, ARM_CC, ARM_MI, ARM_PL, ARM_VS, ARM_VC,
105 ARM_HI, ARM_LS, ARM_GE, ARM_LT, ARM_GT, ARM_LE, ARM_AL, ARM_NV
106 }
107 arm_cc;
108
109 extern arm_cc arm_current_cc;
110
111 #define ARM_INVERSE_CONDITION_CODE(X) ((arm_cc) (((int)X) ^ 1))
112
113 extern int arm_target_label;
114 extern int arm_ccfsm_state;
115 extern GTY(()) rtx arm_target_insn;
116 /* Run-time compilation parameters selecting different hardware subsets. */
117 extern int target_flags;
118 /* The floating point instruction architecture, can be 2 or 3 */
119 extern const char * target_fp_name;
120 /* Define the information needed to generate branch insns. This is
121 stored from the compare operation. */
122 extern GTY(()) rtx arm_compare_op0;
123 extern GTY(()) rtx arm_compare_op1;
124 /* The label of the current constant pool. */
125 extern rtx pool_vector_label;
126 /* Set to 1 when a return insn is output, this means that the epilogue
127 is not needed. */
128 extern int return_used_this_function;
129 /* Used to produce AOF syntax assembler. */
130 extern GTY(()) rtx aof_pic_label;
131 \f
132 /* Just in case configure has failed to define anything. */
133 #ifndef TARGET_CPU_DEFAULT
134 #define TARGET_CPU_DEFAULT TARGET_CPU_generic
135 #endif
136
137 /* If the configuration file doesn't specify the cpu, the subtarget may
138 override it. If it doesn't, then default to an ARM6. */
139 #if TARGET_CPU_DEFAULT == TARGET_CPU_generic
140 #undef TARGET_CPU_DEFAULT
141
142 #ifdef SUBTARGET_CPU_DEFAULT
143 #define TARGET_CPU_DEFAULT SUBTARGET_CPU_DEFAULT
144 #else
145 #define TARGET_CPU_DEFAULT TARGET_CPU_arm6
146 #endif
147 #endif
148
149 #if TARGET_CPU_DEFAULT == TARGET_CPU_arm2
150 #define CPP_ARCH_DEFAULT_SPEC "-D__ARM_ARCH_2__"
151 #else
152 #if TARGET_CPU_DEFAULT == TARGET_CPU_arm6 || TARGET_CPU_DEFAULT == TARGET_CPU_arm610 || TARGET_CPU_DEFAULT == TARGET_CPU_arm7500fe
153 #define CPP_ARCH_DEFAULT_SPEC "-D__ARM_ARCH_3__"
154 #else
155 #if TARGET_CPU_DEFAULT == TARGET_CPU_arm7m
156 #define CPP_ARCH_DEFAULT_SPEC "-D__ARM_ARCH_3M__"
157 #else
158 #if TARGET_CPU_DEFAULT == TARGET_CPU_arm7tdmi || TARGET_CPU_DEFAULT == TARGET_CPU_arm9 || TARGET_CPU_DEFAULT == TARGET_CPU_arm9tdmi
159 #define CPP_ARCH_DEFAULT_SPEC "-D__ARM_ARCH_4T__"
160 #else
161 #if TARGET_CPU_DEFAULT == TARGET_CPU_arm8 || TARGET_CPU_DEFAULT == TARGET_CPU_arm810 || TARGET_CPU_DEFAULT == TARGET_CPU_strongarm || TARGET_CPU_DEFAULT == TARGET_CPU_strongarm110 || TARGET_CPU_DEFAULT == TARGET_CPU_strongarm1100
162 #define CPP_ARCH_DEFAULT_SPEC "-D__ARM_ARCH_4__"
163 #else
164 #if TARGET_CPU_DEFAULT == TARGET_CPU_xscale
165 #define CPP_ARCH_DEFAULT_SPEC "-D__ARM_ARCH_5TE__ -D__XSCALE__"
166 #else
167 Unrecognized value in TARGET_CPU_DEFAULT.
168 #endif
169 #endif
170 #endif
171 #endif
172 #endif
173 #endif
174
175 #undef CPP_SPEC
176 #define CPP_SPEC "%(cpp_cpu_arch) %(subtarget_cpp_spec) \
177 %{mapcs-32:%{mapcs-26: \
178 %e-mapcs-26 and -mapcs-32 may not be used together}} \
179 %{msoft-float:%{mhard-float: \
180 %e-msoft-float and -mhard_float may not be used together}} \
181 %{mbig-endian:%{mlittle-endian: \
182 %e-mbig-endian and -mlittle-endian may not be used together}}"
183
184 /* Set the architecture define -- if -march= is set, then it overrides
185 the -mcpu= setting. */
186 #define CPP_CPU_ARCH_SPEC "\
187 %{march=arm2:-D__ARM_ARCH_2__} \
188 %{march=arm250:-D__ARM_ARCH_2__} \
189 %{march=arm3:-D__ARM_ARCH_2__} \
190 %{march=arm6:-D__ARM_ARCH_3__} \
191 %{march=arm600:-D__ARM_ARCH_3__} \
192 %{march=arm610:-D__ARM_ARCH_3__} \
193 %{march=arm7:-D__ARM_ARCH_3__} \
194 %{march=arm700:-D__ARM_ARCH_3__} \
195 %{march=arm710:-D__ARM_ARCH_3__} \
196 %{march=arm720:-D__ARM_ARCH_3__} \
197 %{march=arm7100:-D__ARM_ARCH_3__} \
198 %{march=arm7500:-D__ARM_ARCH_3__} \
199 %{march=arm7500fe:-D__ARM_ARCH_3__} \
200 %{march=arm7m:-D__ARM_ARCH_3M__} \
201 %{march=arm7dm:-D__ARM_ARCH_3M__} \
202 %{march=arm7dmi:-D__ARM_ARCH_3M__} \
203 %{march=arm7tdmi:-D__ARM_ARCH_4T__} \
204 %{march=arm8:-D__ARM_ARCH_4__} \
205 %{march=arm810:-D__ARM_ARCH_4__} \
206 %{march=arm9:-D__ARM_ARCH_4T__} \
207 %{march=arm920:-D__ARM_ARCH_4__} \
208 %{march=arm920t:-D__ARM_ARCH_4T__} \
209 %{march=arm9tdmi:-D__ARM_ARCH_4T__} \
210 %{march=strongarm:-D__ARM_ARCH_4__} \
211 %{march=strongarm110:-D__ARM_ARCH_4__} \
212 %{march=strongarm1100:-D__ARM_ARCH_4__} \
213 %{march=xscale:-D__ARM_ARCH_5TE__} \
214 %{march=xscale:-D__XSCALE__} \
215 %{march=armv2:-D__ARM_ARCH_2__} \
216 %{march=armv2a:-D__ARM_ARCH_2__} \
217 %{march=armv3:-D__ARM_ARCH_3__} \
218 %{march=armv3m:-D__ARM_ARCH_3M__} \
219 %{march=armv4:-D__ARM_ARCH_4__} \
220 %{march=armv4t:-D__ARM_ARCH_4T__} \
221 %{march=armv5:-D__ARM_ARCH_5__} \
222 %{march=armv5t:-D__ARM_ARCH_5T__} \
223 %{march=armv5e:-D__ARM_ARCH_5E__} \
224 %{march=armv5te:-D__ARM_ARCH_5TE__} \
225 %{!march=*: \
226 %{mcpu=arm2:-D__ARM_ARCH_2__} \
227 %{mcpu=arm250:-D__ARM_ARCH_2__} \
228 %{mcpu=arm3:-D__ARM_ARCH_2__} \
229 %{mcpu=arm6:-D__ARM_ARCH_3__} \
230 %{mcpu=arm600:-D__ARM_ARCH_3__} \
231 %{mcpu=arm610:-D__ARM_ARCH_3__} \
232 %{mcpu=arm7:-D__ARM_ARCH_3__} \
233 %{mcpu=arm700:-D__ARM_ARCH_3__} \
234 %{mcpu=arm710:-D__ARM_ARCH_3__} \
235 %{mcpu=arm720:-D__ARM_ARCH_3__} \
236 %{mcpu=arm7100:-D__ARM_ARCH_3__} \
237 %{mcpu=arm7500:-D__ARM_ARCH_3__} \
238 %{mcpu=arm7500fe:-D__ARM_ARCH_3__} \
239 %{mcpu=arm7m:-D__ARM_ARCH_3M__} \
240 %{mcpu=arm7dm:-D__ARM_ARCH_3M__} \
241 %{mcpu=arm7dmi:-D__ARM_ARCH_3M__} \
242 %{mcpu=arm7tdmi:-D__ARM_ARCH_4T__} \
243 %{mcpu=arm8:-D__ARM_ARCH_4__} \
244 %{mcpu=arm810:-D__ARM_ARCH_4__} \
245 %{mcpu=arm9:-D__ARM_ARCH_4T__} \
246 %{mcpu=arm920:-D__ARM_ARCH_4__} \
247 %{mcpu=arm920t:-D__ARM_ARCH_4T__} \
248 %{mcpu=arm9tdmi:-D__ARM_ARCH_4T__} \
249 %{mcpu=strongarm:-D__ARM_ARCH_4__} \
250 %{mcpu=strongarm110:-D__ARM_ARCH_4__} \
251 %{mcpu=strongarm1100:-D__ARM_ARCH_4__} \
252 %{mcpu=xscale:-D__ARM_ARCH_5TE__} \
253 %{mcpu=xscale:-D__XSCALE__} \
254 %{!mcpu*:%(cpp_cpu_arch_default)}} \
255 "
256
257 #ifndef CC1_SPEC
258 #define CC1_SPEC ""
259 #endif
260
261 /* This macro defines names of additional specifications to put in the specs
262 that can be used in various specifications like CC1_SPEC. Its definition
263 is an initializer with a subgrouping for each command option.
264
265 Each subgrouping contains a string constant, that defines the
266 specification name, and a string constant that used by the GNU CC driver
267 program.
268
269 Do not define this macro if it does not need to do anything. */
270 #define EXTRA_SPECS \
271 { "cpp_cpu_arch", CPP_CPU_ARCH_SPEC }, \
272 { "cpp_cpu_arch_default", CPP_ARCH_DEFAULT_SPEC }, \
273 { "subtarget_cpp_spec", SUBTARGET_CPP_SPEC }, \
274 SUBTARGET_EXTRA_SPECS
275
276 #ifndef SUBTARGET_EXTRA_SPECS
277 #define SUBTARGET_EXTRA_SPECS
278 #endif
279
280 #ifndef SUBTARGET_CPP_SPEC
281 #define SUBTARGET_CPP_SPEC ""
282 #endif
283 \f
284 /* Run-time Target Specification. */
285 #ifndef TARGET_VERSION
286 #define TARGET_VERSION fputs (" (ARM/generic)", stderr);
287 #endif
288
289 /* Nonzero if the function prologue (and epilogue) should obey
290 the ARM Procedure Call Standard. */
291 #define ARM_FLAG_APCS_FRAME (1 << 0)
292
293 /* Nonzero if the function prologue should output the function name to enable
294 the post mortem debugger to print a backtrace (very useful on RISCOS,
295 unused on RISCiX). Specifying this flag also enables
296 -fno-omit-frame-pointer.
297 XXX Must still be implemented in the prologue. */
298 #define ARM_FLAG_POKE (1 << 1)
299
300 /* Nonzero if floating point instructions are emulated by the FPE, in which
301 case instruction scheduling becomes very uninteresting. */
302 #define ARM_FLAG_FPE (1 << 2)
303
304 /* Nonzero if destined for a processor in 32-bit program mode. Takes out bit
305 that assume restoration of the condition flags when returning from a
306 branch and link (ie a function). */
307 #define ARM_FLAG_APCS_32 (1 << 3)
308
309 /* FLAGS 0x0008 and 0x0010 are now spare (used to be arm3/6 selection). */
310
311 /* Nonzero if stack checking should be performed on entry to each function
312 which allocates temporary variables on the stack. */
313 #define ARM_FLAG_APCS_STACK (1 << 4)
314
315 /* Nonzero if floating point parameters should be passed to functions in
316 floating point registers. */
317 #define ARM_FLAG_APCS_FLOAT (1 << 5)
318
319 /* Nonzero if re-entrant, position independent code should be generated.
320 This is equivalent to -fpic. */
321 #define ARM_FLAG_APCS_REENT (1 << 6)
322
323 /* Nonzero if the MMU will trap unaligned word accesses, so shorts must
324 be loaded using either LDRH or LDRB instructions. */
325 #define ARM_FLAG_MMU_TRAPS (1 << 7)
326
327 /* Nonzero if all floating point instructions are missing (and there is no
328 emulator either). Generate function calls for all ops in this case. */
329 #define ARM_FLAG_SOFT_FLOAT (1 << 8)
330
331 /* Nonzero if we should compile with BYTES_BIG_ENDIAN set to 1. */
332 #define ARM_FLAG_BIG_END (1 << 9)
333
334 /* Nonzero if we should compile for Thumb interworking. */
335 #define ARM_FLAG_INTERWORK (1 << 10)
336
337 /* Nonzero if we should have little-endian words even when compiling for
338 big-endian (for backwards compatibility with older versions of GCC). */
339 #define ARM_FLAG_LITTLE_WORDS (1 << 11)
340
341 /* Nonzero if we need to protect the prolog from scheduling */
342 #define ARM_FLAG_NO_SCHED_PRO (1 << 12)
343
344 /* Nonzero if a call to abort should be generated if a noreturn
345 function tries to return. */
346 #define ARM_FLAG_ABORT_NORETURN (1 << 13)
347
348 /* Nonzero if function prologues should not load the PIC register. */
349 #define ARM_FLAG_SINGLE_PIC_BASE (1 << 14)
350
351 /* Nonzero if all call instructions should be indirect. */
352 #define ARM_FLAG_LONG_CALLS (1 << 15)
353
354 /* Nonzero means that the target ISA is the THUMB, not the ARM. */
355 #define ARM_FLAG_THUMB (1 << 16)
356
357 /* Set if a TPCS style stack frame should be generated, for non-leaf
358 functions, even if they do not need one. */
359 #define THUMB_FLAG_BACKTRACE (1 << 17)
360
361 /* Set if a TPCS style stack frame should be generated, for leaf
362 functions, even if they do not need one. */
363 #define THUMB_FLAG_LEAF_BACKTRACE (1 << 18)
364
365 /* Set if externally visible functions should assume that they
366 might be called in ARM mode, from a non-thumb aware code. */
367 #define THUMB_FLAG_CALLEE_SUPER_INTERWORKING (1 << 19)
368
369 /* Set if calls via function pointers should assume that their
370 destination is non-Thumb aware. */
371 #define THUMB_FLAG_CALLER_SUPER_INTERWORKING (1 << 20)
372
373 /* Nonzero means target uses VFP FP. */
374 #define ARM_FLAG_VFP (1 << 21)
375
376 #define TARGET_APCS_FRAME (target_flags & ARM_FLAG_APCS_FRAME)
377 #define TARGET_POKE_FUNCTION_NAME (target_flags & ARM_FLAG_POKE)
378 #define TARGET_FPE (target_flags & ARM_FLAG_FPE)
379 #define TARGET_APCS_32 (target_flags & ARM_FLAG_APCS_32)
380 #define TARGET_APCS_STACK (target_flags & ARM_FLAG_APCS_STACK)
381 #define TARGET_APCS_FLOAT (target_flags & ARM_FLAG_APCS_FLOAT)
382 #define TARGET_APCS_REENT (target_flags & ARM_FLAG_APCS_REENT)
383 #define TARGET_MMU_TRAPS (target_flags & ARM_FLAG_MMU_TRAPS)
384 #define TARGET_SOFT_FLOAT (target_flags & ARM_FLAG_SOFT_FLOAT)
385 #define TARGET_HARD_FLOAT (! TARGET_SOFT_FLOAT)
386 #define TARGET_VFP (target_flags & ARM_FLAG_VFP)
387 #define TARGET_BIG_END (target_flags & ARM_FLAG_BIG_END)
388 #define TARGET_INTERWORK (target_flags & ARM_FLAG_INTERWORK)
389 #define TARGET_LITTLE_WORDS (target_flags & ARM_FLAG_LITTLE_WORDS)
390 #define TARGET_NO_SCHED_PRO (target_flags & ARM_FLAG_NO_SCHED_PRO)
391 #define TARGET_ABORT_NORETURN (target_flags & ARM_FLAG_ABORT_NORETURN)
392 #define TARGET_SINGLE_PIC_BASE (target_flags & ARM_FLAG_SINGLE_PIC_BASE)
393 #define TARGET_LONG_CALLS (target_flags & ARM_FLAG_LONG_CALLS)
394 #define TARGET_THUMB (target_flags & ARM_FLAG_THUMB)
395 #define TARGET_ARM (! TARGET_THUMB)
396 #define TARGET_EITHER 1 /* (TARGET_ARM | TARGET_THUMB) */
397 #define TARGET_CALLEE_INTERWORKING (target_flags & THUMB_FLAG_CALLEE_SUPER_INTERWORKING)
398 #define TARGET_CALLER_INTERWORKING (target_flags & THUMB_FLAG_CALLER_SUPER_INTERWORKING)
399 #define TARGET_BACKTRACE (leaf_function_p () \
400 ? (target_flags & THUMB_FLAG_LEAF_BACKTRACE) \
401 : (target_flags & THUMB_FLAG_BACKTRACE))
402
403 /* SUBTARGET_SWITCHES is used to add flags on a per-config basis. */
404 #ifndef SUBTARGET_SWITCHES
405 #define SUBTARGET_SWITCHES
406 #endif
407
408 #define TARGET_SWITCHES \
409 { \
410 {"apcs", ARM_FLAG_APCS_FRAME, "" }, \
411 {"apcs-frame", ARM_FLAG_APCS_FRAME, \
412 N_("Generate APCS conformant stack frames") }, \
413 {"no-apcs-frame", -ARM_FLAG_APCS_FRAME, "" }, \
414 {"poke-function-name", ARM_FLAG_POKE, \
415 N_("Store function names in object code") }, \
416 {"no-poke-function-name", -ARM_FLAG_POKE, "" }, \
417 {"fpe", ARM_FLAG_FPE, "" }, \
418 {"apcs-32", ARM_FLAG_APCS_32, \
419 N_("Use the 32-bit version of the APCS") }, \
420 {"apcs-26", -ARM_FLAG_APCS_32, \
421 N_("Use the 26-bit version of the APCS") }, \
422 {"apcs-stack-check", ARM_FLAG_APCS_STACK, "" }, \
423 {"no-apcs-stack-check", -ARM_FLAG_APCS_STACK, "" }, \
424 {"apcs-float", ARM_FLAG_APCS_FLOAT, \
425 N_("Pass FP arguments in FP registers") }, \
426 {"no-apcs-float", -ARM_FLAG_APCS_FLOAT, "" }, \
427 {"apcs-reentrant", ARM_FLAG_APCS_REENT, \
428 N_("Generate re-entrant, PIC code") }, \
429 {"no-apcs-reentrant", -ARM_FLAG_APCS_REENT, "" }, \
430 {"alignment-traps", ARM_FLAG_MMU_TRAPS, \
431 N_("The MMU will trap on unaligned accesses") }, \
432 {"no-alignment-traps", -ARM_FLAG_MMU_TRAPS, "" }, \
433 {"short-load-bytes", ARM_FLAG_MMU_TRAPS, "" }, \
434 {"no-short-load-bytes", -ARM_FLAG_MMU_TRAPS, "" }, \
435 {"short-load-words", -ARM_FLAG_MMU_TRAPS, "" }, \
436 {"no-short-load-words", ARM_FLAG_MMU_TRAPS, "" }, \
437 {"soft-float", ARM_FLAG_SOFT_FLOAT, \
438 N_("Use library calls to perform FP operations") }, \
439 {"hard-float", -ARM_FLAG_SOFT_FLOAT, \
440 N_("Use hardware floating point instructions") }, \
441 {"big-endian", ARM_FLAG_BIG_END, \
442 N_("Assume target CPU is configured as big endian") }, \
443 {"little-endian", -ARM_FLAG_BIG_END, \
444 N_("Assume target CPU is configured as little endian") }, \
445 {"words-little-endian", ARM_FLAG_LITTLE_WORDS, \
446 N_("Assume big endian bytes, little endian words") }, \
447 {"thumb-interwork", ARM_FLAG_INTERWORK, \
448 N_("Support calls between Thumb and ARM instruction sets") }, \
449 {"no-thumb-interwork", -ARM_FLAG_INTERWORK, "" }, \
450 {"abort-on-noreturn", ARM_FLAG_ABORT_NORETURN, \
451 N_("Generate a call to abort if a noreturn function returns")}, \
452 {"no-abort-on-noreturn", -ARM_FLAG_ABORT_NORETURN, "" }, \
453 {"no-sched-prolog", ARM_FLAG_NO_SCHED_PRO, \
454 N_("Do not move instructions into a function's prologue") }, \
455 {"sched-prolog", -ARM_FLAG_NO_SCHED_PRO, "" }, \
456 {"single-pic-base", ARM_FLAG_SINGLE_PIC_BASE, \
457 N_("Do not load the PIC register in function prologues") }, \
458 {"no-single-pic-base", -ARM_FLAG_SINGLE_PIC_BASE, "" }, \
459 {"long-calls", ARM_FLAG_LONG_CALLS, \
460 N_("Generate call insns as indirect calls, if necessary") }, \
461 {"no-long-calls", -ARM_FLAG_LONG_CALLS, "" }, \
462 {"thumb", ARM_FLAG_THUMB, \
463 N_("Compile for the Thumb not the ARM") }, \
464 {"no-thumb", -ARM_FLAG_THUMB, "" }, \
465 {"arm", -ARM_FLAG_THUMB, "" }, \
466 {"tpcs-frame", THUMB_FLAG_BACKTRACE, \
467 N_("Thumb: Generate (non-leaf) stack frames even if not needed") }, \
468 {"no-tpcs-frame", -THUMB_FLAG_BACKTRACE, "" }, \
469 {"tpcs-leaf-frame", THUMB_FLAG_LEAF_BACKTRACE, \
470 N_("Thumb: Generate (leaf) stack frames even if not needed") }, \
471 {"no-tpcs-leaf-frame", -THUMB_FLAG_LEAF_BACKTRACE, "" }, \
472 {"callee-super-interworking", THUMB_FLAG_CALLEE_SUPER_INTERWORKING, \
473 N_("Thumb: Assume non-static functions may be called from ARM code") }, \
474 {"no-callee-super-interworking", -THUMB_FLAG_CALLEE_SUPER_INTERWORKING, \
475 "" }, \
476 {"caller-super-interworking", THUMB_FLAG_CALLER_SUPER_INTERWORKING, \
477 N_("Thumb: Assume function pointers may go to non-Thumb aware code") }, \
478 {"no-caller-super-interworking", -THUMB_FLAG_CALLER_SUPER_INTERWORKING, \
479 "" }, \
480 SUBTARGET_SWITCHES \
481 {"", TARGET_DEFAULT, "" } \
482 }
483
484 #define TARGET_OPTIONS \
485 { \
486 {"cpu=", & arm_select[0].string, \
487 N_("Specify the name of the target CPU") }, \
488 {"arch=", & arm_select[1].string, \
489 N_("Specify the name of the target architecture") }, \
490 {"tune=", & arm_select[2].string, "" }, \
491 {"fpe=", & target_fp_name, "" }, \
492 {"fp=", & target_fp_name, \
493 N_("Specify the version of the floating point emulator") }, \
494 {"structure-size-boundary=", & structure_size_string, \
495 N_("Specify the minimum bit alignment of structures") }, \
496 {"pic-register=", & arm_pic_register_string, \
497 N_("Specify the register to be used for PIC addressing") } \
498 }
499
500 struct arm_cpu_select
501 {
502 const char * string;
503 const char * name;
504 const struct processors * processors;
505 };
506
507 /* This is a magic array. If the user specifies a command line switch
508 which matches one of the entries in TARGET_OPTIONS then the corresponding
509 string pointer will be set to the value specified by the user. */
510 extern struct arm_cpu_select arm_select[];
511
512 enum prog_mode_type
513 {
514 prog_mode26,
515 prog_mode32
516 };
517
518 /* Recast the program mode class to be the prog_mode attribute */
519 #define arm_prog_mode ((enum attr_prog_mode) arm_prgmode)
520
521 extern enum prog_mode_type arm_prgmode;
522
523 /* What sort of floating point unit do we have? Hardware or software.
524 If software, is it issue 2 or issue 3? */
525 enum floating_point_type
526 {
527 FP_HARD,
528 FP_SOFT2,
529 FP_SOFT3
530 };
531
532 /* Recast the floating point class to be the floating point attribute. */
533 #define arm_fpu_attr ((enum attr_fpu) arm_fpu)
534
535 /* What type of floating point to tune for */
536 extern enum floating_point_type arm_fpu;
537
538 /* What type of floating point instructions are available */
539 extern enum floating_point_type arm_fpu_arch;
540
541 /* Default floating point architecture. Override in sub-target if
542 necessary. */
543 #ifndef FP_DEFAULT
544 #define FP_DEFAULT FP_SOFT2
545 #endif
546
547 /* Nonzero if the processor has a fast multiply insn, and one that does
548 a 64-bit multiply of two 32-bit values. */
549 extern int arm_fast_multiply;
550
551 /* Nonzero if this chip supports the ARM Architecture 4 extensions */
552 extern int arm_arch4;
553
554 /* Nonzero if this chip supports the ARM Architecture 5 extensions */
555 extern int arm_arch5;
556
557 /* Nonzero if this chip supports the ARM Architecture 5E extensions */
558 extern int arm_arch5e;
559
560 /* Nonzero if this chip can benefit from load scheduling. */
561 extern int arm_ld_sched;
562
563 /* Nonzero if generating thumb code. */
564 extern int thumb_code;
565
566 /* Nonzero if this chip is a StrongARM. */
567 extern int arm_is_strong;
568
569 /* Nonzero if this chip is an XScale. */
570 extern int arm_is_xscale;
571
572 /* Nonzero if this chip is an ARM6 or an ARM7. */
573 extern int arm_is_6_or_7;
574
575 #ifndef TARGET_DEFAULT
576 #define TARGET_DEFAULT (ARM_FLAG_APCS_FRAME)
577 #endif
578
579 /* The frame pointer register used in gcc has nothing to do with debugging;
580 that is controlled by the APCS-FRAME option. */
581 #define CAN_DEBUG_WITHOUT_FP
582
583 #undef TARGET_MEM_FUNCTIONS
584 #define TARGET_MEM_FUNCTIONS 1
585
586 #define OVERRIDE_OPTIONS arm_override_options ()
587
588 /* Nonzero if PIC code requires explicit qualifiers to generate
589 PLT and GOT relocs rather than the assembler doing so implicitly.
590 Subtargets can override these if required. */
591 #ifndef NEED_GOT_RELOC
592 #define NEED_GOT_RELOC 0
593 #endif
594 #ifndef NEED_PLT_RELOC
595 #define NEED_PLT_RELOC 0
596 #endif
597
598 /* Nonzero if we need to refer to the GOT with a PC-relative
599 offset. In other words, generate
600
601 .word _GLOBAL_OFFSET_TABLE_ - [. - (.Lxx + 8)]
602
603 rather than
604
605 .word _GLOBAL_OFFSET_TABLE_ - (.Lxx + 8)
606
607 The default is true, which matches NetBSD. Subtargets can
608 override this if required. */
609 #ifndef GOT_PCREL
610 #define GOT_PCREL 1
611 #endif
612 \f
613 /* Target machine storage Layout. */
614
615
616 /* Define this macro if it is advisable to hold scalars in registers
617 in a wider mode than that declared by the program. In such cases,
618 the value is constrained to be within the bounds of the declared
619 type, but kept valid in the wider mode. The signedness of the
620 extension may differ from that of the type. */
621
622 /* It is far faster to zero extend chars than to sign extend them */
623
624 #define PROMOTE_MODE(MODE, UNSIGNEDP, TYPE) \
625 if (GET_MODE_CLASS (MODE) == MODE_INT \
626 && GET_MODE_SIZE (MODE) < 4) \
627 { \
628 if (MODE == QImode) \
629 UNSIGNEDP = 1; \
630 else if (MODE == HImode) \
631 UNSIGNEDP = TARGET_MMU_TRAPS != 0; \
632 (MODE) = SImode; \
633 }
634
635 /* Define this macro if the promotion described by `PROMOTE_MODE'
636 should also be done for outgoing function arguments. */
637 /* This is required to ensure that push insns always push a word. */
638 #define PROMOTE_FUNCTION_ARGS
639
640 /* For the ARM:
641 I think I have added all the code to make this work. Unfortunately,
642 early releases of the floating point emulation code on RISCiX used a
643 different format for extended precision numbers. On my RISCiX box there
644 is a bug somewhere which causes the machine to lock up when running enquire
645 with long doubles. There is the additional aspect that Norcroft C
646 treats long doubles as doubles and we ought to remain compatible.
647 Perhaps someone with an FPA coprocessor and not running RISCiX would like
648 to try this someday. */
649 /* #define LONG_DOUBLE_TYPE_SIZE 96 */
650
651 /* Disable XFmode patterns in md file */
652 #define ENABLE_XF_PATTERNS 0
653
654 /* Define this if most significant bit is lowest numbered
655 in instructions that operate on numbered bit-fields. */
656 #define BITS_BIG_ENDIAN 0
657
658 /* Define this if most significant byte of a word is the lowest numbered.
659 Most ARM processors are run in little endian mode, so that is the default.
660 If you want to have it run-time selectable, change the definition in a
661 cover file to be TARGET_BIG_ENDIAN. */
662 #define BYTES_BIG_ENDIAN (TARGET_BIG_END != 0)
663
664 /* Define this if most significant word of a multiword number is the lowest
665 numbered.
666 This is always false, even when in big-endian mode. */
667 #define WORDS_BIG_ENDIAN (BYTES_BIG_ENDIAN && ! TARGET_LITTLE_WORDS)
668
669 /* LIBGCC2_WORDS_BIG_ENDIAN has to be a constant, so we define this based
670 on processor pre-defineds when compiling libgcc2.c. */
671 #if defined(__ARMEB__) && !defined(__ARMWEL__)
672 #define LIBGCC2_WORDS_BIG_ENDIAN 1
673 #else
674 #define LIBGCC2_WORDS_BIG_ENDIAN 0
675 #endif
676
677 /* Define this if most significant word of doubles is the lowest numbered.
678 The rules are different based on whether or not we use FPA-format or
679 VFP-format doubles. */
680 #define FLOAT_WORDS_BIG_ENDIAN (arm_float_words_big_endian ())
681
682 #define UNITS_PER_WORD 4
683
684 #define PARM_BOUNDARY 32
685
686 #define STACK_BOUNDARY 32
687
688 #define FUNCTION_BOUNDARY 32
689
690 /* The lowest bit is used to indicate Thumb-mode functions, so the
691 vbit must go into the delta field of pointers to member
692 functions. */
693 #define TARGET_PTRMEMFUNC_VBIT_LOCATION ptrmemfunc_vbit_in_delta
694
695 #define EMPTY_FIELD_BOUNDARY 32
696
697 #define BIGGEST_ALIGNMENT 32
698
699 /* Make strings word-aligned so strcpy from constants will be faster. */
700 #define CONSTANT_ALIGNMENT_FACTOR (TARGET_THUMB || ! arm_is_xscale ? 1 : 2)
701
702 #define CONSTANT_ALIGNMENT(EXP, ALIGN) \
703 ((TREE_CODE (EXP) == STRING_CST \
704 && (ALIGN) < BITS_PER_WORD * CONSTANT_ALIGNMENT_FACTOR) \
705 ? BITS_PER_WORD * CONSTANT_ALIGNMENT_FACTOR : (ALIGN))
706
707 /* Setting STRUCTURE_SIZE_BOUNDARY to 32 produces more efficient code, but the
708 value set in previous versions of this toolchain was 8, which produces more
709 compact structures. The command line option -mstructure_size_boundary=<n>
710 can be used to change this value. For compatibility with the ARM SDK
711 however the value should be left at 32. ARM SDT Reference Manual (ARM DUI
712 0020D) page 2-20 says "Structures are aligned on word boundaries". */
713 #define STRUCTURE_SIZE_BOUNDARY arm_structure_size_boundary
714 extern int arm_structure_size_boundary;
715
716 /* This is the value used to initialise arm_structure_size_boundary. If a
717 particular arm target wants to change the default value it should change
718 the definition of this macro, not STRUCTRUE_SIZE_BOUNDARY. See netbsd.h
719 for an example of this. */
720 #ifndef DEFAULT_STRUCTURE_SIZE_BOUNDARY
721 #define DEFAULT_STRUCTURE_SIZE_BOUNDARY 32
722 #endif
723
724 /* Used when parsing command line option -mstructure_size_boundary. */
725 extern const char * structure_size_string;
726
727 /* Non-zero if move instructions will actually fail to work
728 when given unaligned data. */
729 #define STRICT_ALIGNMENT 1
730
731 #define TARGET_FLOAT_FORMAT IEEE_FLOAT_FORMAT
732
733 \f
734 /* Standard register usage. */
735
736 /* Register allocation in ARM Procedure Call Standard (as used on RISCiX):
737 (S - saved over call).
738
739 r0 * argument word/integer result
740 r1-r3 argument word
741
742 r4-r8 S register variable
743 r9 S (rfp) register variable (real frame pointer)
744
745 r10 F S (sl) stack limit (used by -mapcs-stack-check)
746 r11 F S (fp) argument pointer
747 r12 (ip) temp workspace
748 r13 F S (sp) lower end of current stack frame
749 r14 (lr) link address/workspace
750 r15 F (pc) program counter
751
752 f0 floating point result
753 f1-f3 floating point scratch
754
755 f4-f7 S floating point variable
756
757 cc This is NOT a real register, but is used internally
758 to represent things that use or set the condition
759 codes.
760 sfp This isn't either. It is used during rtl generation
761 since the offset between the frame pointer and the
762 auto's isn't known until after register allocation.
763 afp Nor this, we only need this because of non-local
764 goto. Without it fp appears to be used and the
765 elimination code won't get rid of sfp. It tracks
766 fp exactly at all times.
767
768 *: See CONDITIONAL_REGISTER_USAGE */
769
770 /* The stack backtrace structure is as follows:
771 fp points to here: | save code pointer | [fp]
772 | return link value | [fp, #-4]
773 | return sp value | [fp, #-8]
774 | return fp value | [fp, #-12]
775 [| saved r10 value |]
776 [| saved r9 value |]
777 [| saved r8 value |]
778 [| saved r7 value |]
779 [| saved r6 value |]
780 [| saved r5 value |]
781 [| saved r4 value |]
782 [| saved r3 value |]
783 [| saved r2 value |]
784 [| saved r1 value |]
785 [| saved r0 value |]
786 [| saved f7 value |] three words
787 [| saved f6 value |] three words
788 [| saved f5 value |] three words
789 [| saved f4 value |] three words
790 r0-r3 are not normally saved in a C function. */
791
792 /* 1 for registers that have pervasive standard uses
793 and are not available for the register allocator. */
794 #define FIXED_REGISTERS \
795 { \
796 0,0,0,0,0,0,0,0, \
797 0,0,0,0,0,1,0,1, \
798 0,0,0,0,0,0,0,0, \
799 1,1,1 \
800 }
801
802 /* 1 for registers not available across function calls.
803 These must include the FIXED_REGISTERS and also any
804 registers that can be used without being saved.
805 The latter must include the registers where values are returned
806 and the register where structure-value addresses are passed.
807 Aside from that, you can include as many other registers as you like.
808 The CC is not preserved over function calls on the ARM 6, so it is
809 easier to assume this for all. SFP is preserved, since FP is. */
810 #define CALL_USED_REGISTERS \
811 { \
812 1,1,1,1,0,0,0,0, \
813 0,0,0,0,1,1,1,1, \
814 1,1,1,1,0,0,0,0, \
815 1,1,1 \
816 }
817
818 #ifndef SUBTARGET_CONDITIONAL_REGISTER_USAGE
819 #define SUBTARGET_CONDITIONAL_REGISTER_USAGE
820 #endif
821
822 #define CONDITIONAL_REGISTER_USAGE \
823 { \
824 int regno; \
825 \
826 if (TARGET_SOFT_FLOAT || TARGET_THUMB) \
827 { \
828 for (regno = FIRST_ARM_FP_REGNUM; \
829 regno <= LAST_ARM_FP_REGNUM; ++regno) \
830 fixed_regs[regno] = call_used_regs[regno] = 1; \
831 } \
832 if (PIC_OFFSET_TABLE_REGNUM != INVALID_REGNUM) \
833 { \
834 fixed_regs[PIC_OFFSET_TABLE_REGNUM] = 1; \
835 call_used_regs[PIC_OFFSET_TABLE_REGNUM] = 1; \
836 } \
837 else if (TARGET_APCS_STACK) \
838 { \
839 fixed_regs[10] = 1; \
840 call_used_regs[10] = 1; \
841 } \
842 if (TARGET_APCS_FRAME) \
843 { \
844 fixed_regs[ARM_HARD_FRAME_POINTER_REGNUM] = 1; \
845 call_used_regs[ARM_HARD_FRAME_POINTER_REGNUM] = 1; \
846 } \
847 SUBTARGET_CONDITIONAL_REGISTER_USAGE \
848 }
849
850 /* These are a couple of extensions to the formats accecpted
851 by asm_fprintf:
852 %@ prints out ASM_COMMENT_START
853 %r prints out REGISTER_PREFIX reg_names[arg] */
854 #define ASM_FPRINTF_EXTENSIONS(FILE, ARGS, P) \
855 case '@': \
856 fputs (ASM_COMMENT_START, FILE); \
857 break; \
858 \
859 case 'r': \
860 fputs (REGISTER_PREFIX, FILE); \
861 fputs (reg_names [va_arg (ARGS, int)], FILE); \
862 break;
863
864 /* Round X up to the nearest word. */
865 #define ROUND_UP(X) (((X) + 3) & ~3)
866
867 /* Convert fron bytes to ints. */
868 #define ARM_NUM_INTS(X) (((X) + UNITS_PER_WORD - 1) / UNITS_PER_WORD)
869
870 /* The number of (integer) registers required to hold a quantity of type MODE. */
871 #define ARM_NUM_REGS(MODE) \
872 ARM_NUM_INTS (GET_MODE_SIZE (MODE))
873
874 /* The number of (integer) registers required to hold a quantity of TYPE MODE. */
875 #define ARM_NUM_REGS2(MODE, TYPE) \
876 ARM_NUM_INTS ((MODE) == BLKmode ? \
877 int_size_in_bytes (TYPE) : GET_MODE_SIZE (MODE))
878
879 /* The number of (integer) argument register available. */
880 #define NUM_ARG_REGS 4
881
882 /* Return the regiser number of the N'th (integer) argument. */
883 #define ARG_REGISTER(N) (N - 1)
884
885 #if 0 /* FIXME: The ARM backend has special code to handle structure
886 returns, and will reserve its own hidden first argument. So
887 if this macro is enabled a *second* hidden argument will be
888 reserved, which will break binary compatibility with old
889 toolchains and also thunk handling. One day this should be
890 fixed. */
891 /* RTX for structure returns. NULL means use a hidden first argument. */
892 #define STRUCT_VALUE 0
893 #else
894 /* Register in which address to store a structure value
895 is passed to a function. */
896 #define STRUCT_VALUE_REGNUM ARG_REGISTER (1)
897 #endif
898
899 /* Specify the registers used for certain standard purposes.
900 The values of these macros are register numbers. */
901
902 /* The number of the last argument register. */
903 #define LAST_ARG_REGNUM ARG_REGISTER (NUM_ARG_REGS)
904
905 /* The number of the last "lo" register (thumb). */
906 #define LAST_LO_REGNUM 7
907
908 /* The register that holds the return address in exception handlers. */
909 #define EXCEPTION_LR_REGNUM 2
910
911 /* The native (Norcroft) Pascal compiler for the ARM passes the static chain
912 as an invisible last argument (possible since varargs don't exist in
913 Pascal), so the following is not true. */
914 #define STATIC_CHAIN_REGNUM (TARGET_ARM ? 12 : 9)
915
916 /* Define this to be where the real frame pointer is if it is not possible to
917 work out the offset between the frame pointer and the automatic variables
918 until after register allocation has taken place. FRAME_POINTER_REGNUM
919 should point to a special register that we will make sure is eliminated.
920
921 For the Thumb we have another problem. The TPCS defines the frame pointer
922 as r11, and GCC belives that it is always possible to use the frame pointer
923 as base register for addressing purposes. (See comments in
924 find_reloads_address()). But - the Thumb does not allow high registers,
925 including r11, to be used as base address registers. Hence our problem.
926
927 The solution used here, and in the old thumb port is to use r7 instead of
928 r11 as the hard frame pointer and to have special code to generate
929 backtrace structures on the stack (if required to do so via a command line
930 option) using r11. This is the only 'user visable' use of r11 as a frame
931 pointer. */
932 #define ARM_HARD_FRAME_POINTER_REGNUM 11
933 #define THUMB_HARD_FRAME_POINTER_REGNUM 7
934
935 #define HARD_FRAME_POINTER_REGNUM \
936 (TARGET_ARM \
937 ? ARM_HARD_FRAME_POINTER_REGNUM \
938 : THUMB_HARD_FRAME_POINTER_REGNUM)
939
940 #define FP_REGNUM HARD_FRAME_POINTER_REGNUM
941
942 /* Register to use for pushing function arguments. */
943 #define STACK_POINTER_REGNUM SP_REGNUM
944
945 /* ARM floating pointer registers. */
946 #define FIRST_ARM_FP_REGNUM 16
947 #define LAST_ARM_FP_REGNUM 23
948
949 /* Base register for access to local variables of the function. */
950 #define FRAME_POINTER_REGNUM 25
951
952 /* Base register for access to arguments of the function. */
953 #define ARG_POINTER_REGNUM 26
954
955 /* The number of hard registers is 16 ARM + 8 FPU + 1 CC + 1 SFP. */
956 #define FIRST_PSEUDO_REGISTER 27
957
958 /* Value should be nonzero if functions must have frame pointers.
959 Zero means the frame pointer need not be set up (and parms may be accessed
960 via the stack pointer) in functions that seem suitable.
961 If we have to have a frame pointer we might as well make use of it.
962 APCS says that the frame pointer does not need to be pushed in leaf
963 functions, or simple tail call functions. */
964 #define FRAME_POINTER_REQUIRED \
965 (current_function_has_nonlocal_label \
966 || (TARGET_ARM && TARGET_APCS_FRAME && ! leaf_function_p ()))
967
968 /* Return number of consecutive hard regs needed starting at reg REGNO
969 to hold something of mode MODE.
970 This is ordinarily the length in words of a value of mode MODE
971 but can be less for certain modes in special long registers.
972
973 On the ARM regs are UNITS_PER_WORD bits wide; FPU regs can hold any FP
974 mode. */
975 #define HARD_REGNO_NREGS(REGNO, MODE) \
976 ((TARGET_ARM \
977 && REGNO >= FIRST_ARM_FP_REGNUM \
978 && REGNO != FRAME_POINTER_REGNUM \
979 && REGNO != ARG_POINTER_REGNUM) \
980 ? 1 : ARM_NUM_REGS (MODE))
981
982 /* Return true if REGNO is suitable for holding a quantity of type MODE. */
983 #define HARD_REGNO_MODE_OK(REGNO, MODE) \
984 arm_hard_regno_mode_ok ((REGNO), (MODE))
985
986 /* Value is 1 if it is a good idea to tie two pseudo registers
987 when one has mode MODE1 and one has mode MODE2.
988 If HARD_REGNO_MODE_OK could produce different values for MODE1 and MODE2,
989 for any hard reg, then this must be 0 for correct output. */
990 #define MODES_TIEABLE_P(MODE1, MODE2) \
991 (GET_MODE_CLASS (MODE1) == GET_MODE_CLASS (MODE2))
992
993 /* The order in which register should be allocated. It is good to use ip
994 since no saving is required (though calls clobber it) and it never contains
995 function parameters. It is quite good to use lr since other calls may
996 clobber it anyway. Allocate r0 through r3 in reverse order since r3 is
997 least likely to contain a function parameter; in addition results are
998 returned in r0. */
999 #define REG_ALLOC_ORDER \
1000 { \
1001 3, 2, 1, 0, 12, 14, 4, 5, \
1002 6, 7, 8, 10, 9, 11, 13, 15, \
1003 16, 17, 18, 19, 20, 21, 22, 23, \
1004 24, 25, 26 \
1005 }
1006
1007 /* Interrupt functions can only use registers that have already been
1008 saved by the prologue, even if they would normally be
1009 call-clobbered. */
1010 #define HARD_REGNO_RENAME_OK(SRC, DST) \
1011 (! IS_INTERRUPT (cfun->machine->func_type) || \
1012 regs_ever_live[DST])
1013 \f
1014 /* Register and constant classes. */
1015
1016 /* Register classes: used to be simple, just all ARM regs or all FPU regs
1017 Now that the Thumb is involved it has become more complicated. */
1018 enum reg_class
1019 {
1020 NO_REGS,
1021 FPU_REGS,
1022 LO_REGS,
1023 STACK_REG,
1024 BASE_REGS,
1025 HI_REGS,
1026 CC_REG,
1027 GENERAL_REGS,
1028 ALL_REGS,
1029 LIM_REG_CLASSES
1030 };
1031
1032 #define N_REG_CLASSES (int) LIM_REG_CLASSES
1033
1034 /* Give names of register classes as strings for dump file. */
1035 #define REG_CLASS_NAMES \
1036 { \
1037 "NO_REGS", \
1038 "FPU_REGS", \
1039 "LO_REGS", \
1040 "STACK_REG", \
1041 "BASE_REGS", \
1042 "HI_REGS", \
1043 "CC_REG", \
1044 "GENERAL_REGS", \
1045 "ALL_REGS", \
1046 }
1047
1048 /* Define which registers fit in which classes.
1049 This is an initializer for a vector of HARD_REG_SET
1050 of length N_REG_CLASSES. */
1051 #define REG_CLASS_CONTENTS \
1052 { \
1053 { 0x0000000 }, /* NO_REGS */ \
1054 { 0x0FF0000 }, /* FPU_REGS */ \
1055 { 0x00000FF }, /* LO_REGS */ \
1056 { 0x0002000 }, /* STACK_REG */ \
1057 { 0x00020FF }, /* BASE_REGS */ \
1058 { 0x000FF00 }, /* HI_REGS */ \
1059 { 0x1000000 }, /* CC_REG */ \
1060 { 0x200FFFF }, /* GENERAL_REGS */ \
1061 { 0x2FFFFFF } /* ALL_REGS */ \
1062 }
1063
1064 /* The same information, inverted:
1065 Return the class number of the smallest class containing
1066 reg number REGNO. This could be a conditional expression
1067 or could index an array. */
1068 #define REGNO_REG_CLASS(REGNO) arm_regno_class (REGNO)
1069
1070 /* The class value for index registers, and the one for base regs. */
1071 #define INDEX_REG_CLASS (TARGET_THUMB ? LO_REGS : GENERAL_REGS)
1072 #define BASE_REG_CLASS (TARGET_THUMB ? BASE_REGS : GENERAL_REGS)
1073
1074 /* For the Thumb the high registers cannot be used as base
1075 registers when addressing quanitities in QI or HI mode. */
1076 #define MODE_BASE_REG_CLASS(MODE) \
1077 (TARGET_ARM ? BASE_REGS : \
1078 (((MODE) == QImode || (MODE) == HImode || (MODE) == VOIDmode) \
1079 ? LO_REGS : BASE_REGS))
1080
1081 /* When SMALL_REGISTER_CLASSES is nonzero, the compiler allows
1082 registers explicitly used in the rtl to be used as spill registers
1083 but prevents the compiler from extending the lifetime of these
1084 registers. */
1085 #define SMALL_REGISTER_CLASSES TARGET_THUMB
1086
1087 /* Get reg_class from a letter such as appears in the machine description.
1088 We only need constraint `f' for FPU_REGS (`r' == GENERAL_REGS) for the
1089 ARM, but several more letters for the Thumb. */
1090 #define REG_CLASS_FROM_LETTER(C) \
1091 ( (C) == 'f' ? FPU_REGS \
1092 : (C) == 'l' ? (TARGET_ARM ? GENERAL_REGS : LO_REGS) \
1093 : TARGET_ARM ? NO_REGS \
1094 : (C) == 'h' ? HI_REGS \
1095 : (C) == 'b' ? BASE_REGS \
1096 : (C) == 'k' ? STACK_REG \
1097 : (C) == 'c' ? CC_REG \
1098 : NO_REGS)
1099
1100 /* The letters I, J, K, L and M in a register constraint string
1101 can be used to stand for particular ranges of immediate operands.
1102 This macro defines what the ranges are.
1103 C is the letter, and VALUE is a constant value.
1104 Return 1 if VALUE is in the range specified by C.
1105 I: immediate arithmetic operand (i.e. 8 bits shifted as required).
1106 J: valid indexing constants.
1107 K: ~value ok in rhs argument of data operand.
1108 L: -value ok in rhs argument of data operand.
1109 M: 0..32, or a power of 2 (for shifts, or mult done by shift). */
1110 #define CONST_OK_FOR_ARM_LETTER(VALUE, C) \
1111 ((C) == 'I' ? const_ok_for_arm (VALUE) : \
1112 (C) == 'J' ? ((VALUE) < 4096 && (VALUE) > -4096) : \
1113 (C) == 'K' ? (const_ok_for_arm (~(VALUE))) : \
1114 (C) == 'L' ? (const_ok_for_arm (-(VALUE))) : \
1115 (C) == 'M' ? (((VALUE >= 0 && VALUE <= 32)) \
1116 || (((VALUE) & ((VALUE) - 1)) == 0)) \
1117 : 0)
1118
1119 #define CONST_OK_FOR_THUMB_LETTER(VAL, C) \
1120 ((C) == 'I' ? (unsigned HOST_WIDE_INT) (VAL) < 256 : \
1121 (C) == 'J' ? (VAL) > -256 && (VAL) < 0 : \
1122 (C) == 'K' ? thumb_shiftable_const (VAL) : \
1123 (C) == 'L' ? (VAL) > -8 && (VAL) < 8 : \
1124 (C) == 'M' ? ((unsigned HOST_WIDE_INT) (VAL) < 1024 \
1125 && ((VAL) & 3) == 0) : \
1126 (C) == 'N' ? ((unsigned HOST_WIDE_INT) (VAL) < 32) : \
1127 (C) == 'O' ? ((VAL) >= -508 && (VAL) <= 508) \
1128 : 0)
1129
1130 #define CONST_OK_FOR_LETTER_P(VALUE, C) \
1131 (TARGET_ARM ? \
1132 CONST_OK_FOR_ARM_LETTER (VALUE, C) : CONST_OK_FOR_THUMB_LETTER (VALUE, C))
1133
1134 /* Constant letter 'G' for the FPU immediate constants.
1135 'H' means the same constant negated. */
1136 #define CONST_DOUBLE_OK_FOR_ARM_LETTER(X, C) \
1137 ((C) == 'G' ? const_double_rtx_ok_for_fpu (X) : \
1138 (C) == 'H' ? neg_const_double_rtx_ok_for_fpu (X) : 0)
1139
1140 #define CONST_DOUBLE_OK_FOR_LETTER_P(X, C) \
1141 (TARGET_ARM ? \
1142 CONST_DOUBLE_OK_FOR_ARM_LETTER (X, C) : 0)
1143
1144 /* For the ARM, `Q' means that this is a memory operand that is just
1145 an offset from a register.
1146 `S' means any symbol that has the SYMBOL_REF_FLAG set or a CONSTANT_POOL
1147 address. This means that the symbol is in the text segment and can be
1148 accessed without using a load. */
1149
1150 #define EXTRA_CONSTRAINT_ARM(OP, C) \
1151 ((C) == 'Q' ? GET_CODE (OP) == MEM && GET_CODE (XEXP (OP, 0)) == REG : \
1152 (C) == 'R' ? (GET_CODE (OP) == MEM \
1153 && GET_CODE (XEXP (OP, 0)) == SYMBOL_REF \
1154 && CONSTANT_POOL_ADDRESS_P (XEXP (OP, 0))) : \
1155 (C) == 'S' ? (optimize > 0 && CONSTANT_ADDRESS_P (OP)) \
1156 : 0)
1157
1158 #define EXTRA_CONSTRAINT_THUMB(X, C) \
1159 ((C) == 'Q' ? (GET_CODE (X) == MEM \
1160 && GET_CODE (XEXP (X, 0)) == LABEL_REF) : 0)
1161
1162 #define EXTRA_CONSTRAINT(X, C) \
1163 (TARGET_ARM ? \
1164 EXTRA_CONSTRAINT_ARM (X, C) : EXTRA_CONSTRAINT_THUMB (X, C))
1165
1166 /* Given an rtx X being reloaded into a reg required to be
1167 in class CLASS, return the class of reg to actually use.
1168 In general this is just CLASS, but for the Thumb we prefer
1169 a LO_REGS class or a subset. */
1170 #define PREFERRED_RELOAD_CLASS(X, CLASS) \
1171 (TARGET_ARM ? (CLASS) : \
1172 ((CLASS) == BASE_REGS ? (CLASS) : LO_REGS))
1173
1174 /* Must leave BASE_REGS reloads alone */
1175 #define THUMB_SECONDARY_INPUT_RELOAD_CLASS(CLASS, MODE, X) \
1176 ((CLASS) != LO_REGS && (CLASS) != BASE_REGS \
1177 ? ((true_regnum (X) == -1 ? LO_REGS \
1178 : (true_regnum (X) + HARD_REGNO_NREGS (0, MODE) > 8) ? LO_REGS \
1179 : NO_REGS)) \
1180 : NO_REGS)
1181
1182 #define THUMB_SECONDARY_OUTPUT_RELOAD_CLASS(CLASS, MODE, X) \
1183 ((CLASS) != LO_REGS \
1184 ? ((true_regnum (X) == -1 ? LO_REGS \
1185 : (true_regnum (X) + HARD_REGNO_NREGS (0, MODE) > 8) ? LO_REGS \
1186 : NO_REGS)) \
1187 : NO_REGS)
1188
1189 /* Return the register class of a scratch register needed to copy IN into
1190 or out of a register in CLASS in MODE. If it can be done directly,
1191 NO_REGS is returned. */
1192 #define SECONDARY_OUTPUT_RELOAD_CLASS(CLASS, MODE, X) \
1193 (TARGET_ARM ? \
1194 (((MODE) == HImode && ! arm_arch4 && true_regnum (X) == -1) \
1195 ? GENERAL_REGS : NO_REGS) \
1196 : THUMB_SECONDARY_OUTPUT_RELOAD_CLASS (CLASS, MODE, X))
1197
1198 /* If we need to load shorts byte-at-a-time, then we need a scratch. */
1199 #define SECONDARY_INPUT_RELOAD_CLASS(CLASS, MODE, X) \
1200 (TARGET_ARM ? \
1201 (((MODE) == HImode && ! arm_arch4 && TARGET_MMU_TRAPS \
1202 && (GET_CODE (X) == MEM \
1203 || ((GET_CODE (X) == REG || GET_CODE (X) == SUBREG) \
1204 && true_regnum (X) == -1))) \
1205 ? GENERAL_REGS : NO_REGS) \
1206 : THUMB_SECONDARY_INPUT_RELOAD_CLASS (CLASS, MODE, X))
1207
1208 /* Try a machine-dependent way of reloading an illegitimate address
1209 operand. If we find one, push the reload and jump to WIN. This
1210 macro is used in only one place: `find_reloads_address' in reload.c.
1211
1212 For the ARM, we wish to handle large displacements off a base
1213 register by splitting the addend across a MOV and the mem insn.
1214 This can cut the number of reloads needed. */
1215 #define ARM_LEGITIMIZE_RELOAD_ADDRESS(X, MODE, OPNUM, TYPE, IND, WIN) \
1216 do \
1217 { \
1218 if (GET_CODE (X) == PLUS \
1219 && GET_CODE (XEXP (X, 0)) == REG \
1220 && REGNO (XEXP (X, 0)) < FIRST_PSEUDO_REGISTER \
1221 && REG_MODE_OK_FOR_BASE_P (XEXP (X, 0), MODE) \
1222 && GET_CODE (XEXP (X, 1)) == CONST_INT) \
1223 { \
1224 HOST_WIDE_INT val = INTVAL (XEXP (X, 1)); \
1225 HOST_WIDE_INT low, high; \
1226 \
1227 if (MODE == DImode || (TARGET_SOFT_FLOAT && MODE == DFmode)) \
1228 low = ((val & 0xf) ^ 0x8) - 0x8; \
1229 else if (MODE == SImode \
1230 || (MODE == SFmode && TARGET_SOFT_FLOAT) \
1231 || ((MODE == HImode || MODE == QImode) && ! arm_arch4)) \
1232 /* Need to be careful, -4096 is not a valid offset. */ \
1233 low = val >= 0 ? (val & 0xfff) : -((-val) & 0xfff); \
1234 else if ((MODE == HImode || MODE == QImode) && arm_arch4) \
1235 /* Need to be careful, -256 is not a valid offset. */ \
1236 low = val >= 0 ? (val & 0xff) : -((-val) & 0xff); \
1237 else if (GET_MODE_CLASS (MODE) == MODE_FLOAT \
1238 && TARGET_HARD_FLOAT) \
1239 /* Need to be careful, -1024 is not a valid offset. */ \
1240 low = val >= 0 ? (val & 0x3ff) : -((-val) & 0x3ff); \
1241 else \
1242 break; \
1243 \
1244 high = ((((val - low) & (unsigned HOST_WIDE_INT) 0xffffffff) \
1245 ^ (unsigned HOST_WIDE_INT) 0x80000000) \
1246 - (unsigned HOST_WIDE_INT) 0x80000000); \
1247 /* Check for overflow or zero */ \
1248 if (low == 0 || high == 0 || (high + low != val)) \
1249 break; \
1250 \
1251 /* Reload the high part into a base reg; leave the low part \
1252 in the mem. */ \
1253 X = gen_rtx_PLUS (GET_MODE (X), \
1254 gen_rtx_PLUS (GET_MODE (X), XEXP (X, 0), \
1255 GEN_INT (high)), \
1256 GEN_INT (low)); \
1257 push_reload (XEXP (X, 0), NULL_RTX, &XEXP (X, 0), NULL, \
1258 MODE_BASE_REG_CLASS (MODE), GET_MODE (X), \
1259 VOIDmode, 0, 0, OPNUM, TYPE); \
1260 goto WIN; \
1261 } \
1262 } \
1263 while (0)
1264
1265 /* ??? If an HImode FP+large_offset address is converted to an HImode
1266 SP+large_offset address, then reload won't know how to fix it. It sees
1267 only that SP isn't valid for HImode, and so reloads the SP into an index
1268 register, but the resulting address is still invalid because the offset
1269 is too big. We fix it here instead by reloading the entire address. */
1270 /* We could probably achieve better results by defining PROMOTE_MODE to help
1271 cope with the variances between the Thumb's signed and unsigned byte and
1272 halfword load instructions. */
1273 #define THUMB_LEGITIMIZE_RELOAD_ADDRESS(X, MODE, OPNUM, TYPE, IND_LEVELS, WIN) \
1274 { \
1275 if (GET_CODE (X) == PLUS \
1276 && GET_MODE_SIZE (MODE) < 4 \
1277 && GET_CODE (XEXP (X, 0)) == REG \
1278 && XEXP (X, 0) == stack_pointer_rtx \
1279 && GET_CODE (XEXP (X, 1)) == CONST_INT \
1280 && ! THUMB_LEGITIMATE_OFFSET (MODE, INTVAL (XEXP (X, 1)))) \
1281 { \
1282 rtx orig_X = X; \
1283 X = copy_rtx (X); \
1284 push_reload (orig_X, NULL_RTX, &X, NULL, \
1285 MODE_BASE_REG_CLASS (MODE), \
1286 Pmode, VOIDmode, 0, 0, OPNUM, TYPE); \
1287 goto WIN; \
1288 } \
1289 }
1290
1291 #define LEGITIMIZE_RELOAD_ADDRESS(X, MODE, OPNUM, TYPE, IND_LEVELS, WIN) \
1292 if (TARGET_ARM) \
1293 ARM_LEGITIMIZE_RELOAD_ADDRESS (X, MODE, OPNUM, TYPE, IND_LEVELS, WIN); \
1294 else \
1295 THUMB_LEGITIMIZE_RELOAD_ADDRESS (X, MODE, OPNUM, TYPE, IND_LEVELS, WIN)
1296
1297 /* Return the maximum number of consecutive registers
1298 needed to represent mode MODE in a register of class CLASS.
1299 ARM regs are UNITS_PER_WORD bits while FPU regs can hold any FP mode */
1300 #define CLASS_MAX_NREGS(CLASS, MODE) \
1301 ((CLASS) == FPU_REGS ? 1 : ARM_NUM_REGS (MODE))
1302
1303 /* Moves between FPU_REGS and GENERAL_REGS are two memory insns. */
1304 #define REGISTER_MOVE_COST(MODE, FROM, TO) \
1305 (TARGET_ARM ? \
1306 ((FROM) == FPU_REGS && (TO) != FPU_REGS ? 20 : \
1307 (FROM) != FPU_REGS && (TO) == FPU_REGS ? 20 : 2) \
1308 : \
1309 ((FROM) == HI_REGS || (TO) == HI_REGS) ? 4 : 2)
1310 \f
1311 /* Stack layout; function entry, exit and calling. */
1312
1313 /* Define this if pushing a word on the stack
1314 makes the stack pointer a smaller address. */
1315 #define STACK_GROWS_DOWNWARD 1
1316
1317 /* Define this if the nominal address of the stack frame
1318 is at the high-address end of the local variables;
1319 that is, each additional local variable allocated
1320 goes at a more negative offset in the frame. */
1321 #define FRAME_GROWS_DOWNWARD 1
1322
1323 /* Offset within stack frame to start allocating local variables at.
1324 If FRAME_GROWS_DOWNWARD, this is the offset to the END of the
1325 first local allocated. Otherwise, it is the offset to the BEGINNING
1326 of the first local allocated. */
1327 #define STARTING_FRAME_OFFSET 0
1328
1329 /* If we generate an insn to push BYTES bytes,
1330 this says how many the stack pointer really advances by. */
1331 /* The push insns do not do this rounding implicitly.
1332 So don't define this. */
1333 /* #define PUSH_ROUNDING(NPUSHED) ROUND_UP (NPUSHED) */
1334
1335 /* Define this if the maximum size of all the outgoing args is to be
1336 accumulated and pushed during the prologue. The amount can be
1337 found in the variable current_function_outgoing_args_size. */
1338 #define ACCUMULATE_OUTGOING_ARGS 1
1339
1340 /* Offset of first parameter from the argument pointer register value. */
1341 #define FIRST_PARM_OFFSET(FNDECL) (TARGET_ARM ? 4 : 0)
1342
1343 /* Value is the number of byte of arguments automatically
1344 popped when returning from a subroutine call.
1345 FUNDECL is the declaration node of the function (as a tree),
1346 FUNTYPE is the data type of the function (as a tree),
1347 or for a library call it is an identifier node for the subroutine name.
1348 SIZE is the number of bytes of arguments passed on the stack.
1349
1350 On the ARM, the caller does not pop any of its arguments that were passed
1351 on the stack. */
1352 #define RETURN_POPS_ARGS(FUNDECL, FUNTYPE, SIZE) 0
1353
1354 /* Define how to find the value returned by a library function
1355 assuming the value has mode MODE. */
1356 #define LIBCALL_VALUE(MODE) \
1357 (TARGET_ARM && TARGET_HARD_FLOAT && GET_MODE_CLASS (MODE) == MODE_FLOAT \
1358 ? gen_rtx_REG (MODE, FIRST_ARM_FP_REGNUM) \
1359 : gen_rtx_REG (MODE, ARG_REGISTER (1)))
1360
1361 /* Define how to find the value returned by a function.
1362 VALTYPE is the data type of the value (as a tree).
1363 If the precise function being called is known, FUNC is its FUNCTION_DECL;
1364 otherwise, FUNC is 0. */
1365 #define FUNCTION_VALUE(VALTYPE, FUNC) \
1366 LIBCALL_VALUE (TYPE_MODE (VALTYPE))
1367
1368 /* 1 if N is a possible register number for a function value.
1369 On the ARM, only r0 and f0 can return results. */
1370 #define FUNCTION_VALUE_REGNO_P(REGNO) \
1371 ((REGNO) == ARG_REGISTER (1) \
1372 || (TARGET_ARM && ((REGNO) == FIRST_ARM_FP_REGNUM) && TARGET_HARD_FLOAT))
1373
1374 /* How large values are returned */
1375 /* A C expression which can inhibit the returning of certain function values
1376 in registers, based on the type of value. */
1377 #define RETURN_IN_MEMORY(TYPE) arm_return_in_memory (TYPE)
1378
1379 /* Define DEFAULT_PCC_STRUCT_RETURN to 1 if all structure and union return
1380 values must be in memory. On the ARM, they need only do so if larger
1381 than a word, or if they contain elements offset from zero in the struct. */
1382 #define DEFAULT_PCC_STRUCT_RETURN 0
1383
1384 /* Flags for the call/call_value rtl operations set up by function_arg. */
1385 #define CALL_NORMAL 0x00000000 /* No special processing. */
1386 #define CALL_LONG 0x00000001 /* Always call indirect. */
1387 #define CALL_SHORT 0x00000002 /* Never call indirect. */
1388
1389 /* These bits describe the different types of function supported
1390 by the ARM backend. They are exclusive. ie a function cannot be both a
1391 normal function and an interworked function, for example. Knowing the
1392 type of a function is important for determining its prologue and
1393 epilogue sequences.
1394 Note value 7 is currently unassigned. Also note that the interrupt
1395 function types all have bit 2 set, so that they can be tested for easily.
1396 Note that 0 is deliberately chosen for ARM_FT_UNKNOWN so that when the
1397 machine_function structure is initialised (to zero) func_type will
1398 default to unknown. This will force the first use of arm_current_func_type
1399 to call arm_compute_func_type. */
1400 #define ARM_FT_UNKNOWN 0 /* Type has not yet been determined. */
1401 #define ARM_FT_NORMAL 1 /* Your normal, straightforward function. */
1402 #define ARM_FT_INTERWORKED 2 /* A function that supports interworking. */
1403 #define ARM_FT_EXCEPTION_HANDLER 3 /* A C++ exception handler. */
1404 #define ARM_FT_ISR 4 /* An interrupt service routine. */
1405 #define ARM_FT_FIQ 5 /* A fast interrupt service routine. */
1406 #define ARM_FT_EXCEPTION 6 /* An ARM exception handler (subcase of ISR). */
1407
1408 #define ARM_FT_TYPE_MASK ((1 << 3) - 1)
1409
1410 /* In addition functions can have several type modifiers,
1411 outlined by these bit masks: */
1412 #define ARM_FT_INTERRUPT (1 << 2) /* Note overlap with FT_ISR and above. */
1413 #define ARM_FT_NAKED (1 << 3) /* No prologue or epilogue. */
1414 #define ARM_FT_VOLATILE (1 << 4) /* Does not return. */
1415 #define ARM_FT_NESTED (1 << 5) /* Embedded inside another func. */
1416
1417 /* Some macros to test these flags. */
1418 #define ARM_FUNC_TYPE(t) (t & ARM_FT_TYPE_MASK)
1419 #define IS_INTERRUPT(t) (t & ARM_FT_INTERRUPT)
1420 #define IS_VOLATILE(t) (t & ARM_FT_VOLATILE)
1421 #define IS_NAKED(t) (t & ARM_FT_NAKED)
1422 #define IS_NESTED(t) (t & ARM_FT_NESTED)
1423
1424 /* A C structure for machine-specific, per-function data.
1425 This is added to the cfun structure. */
1426 typedef struct machine_function GTY(())
1427 {
1428 /* Additionsl stack adjustment in __builtin_eh_throw. */
1429 rtx eh_epilogue_sp_ofs;
1430 /* Records if LR has to be saved for far jumps. */
1431 int far_jump_used;
1432 /* Records if ARG_POINTER was ever live. */
1433 int arg_pointer_live;
1434 /* Records if the save of LR has been eliminated. */
1435 int lr_save_eliminated;
1436 /* Records the type of the current function. */
1437 unsigned long func_type;
1438 /* Record if the function has a variable argument list. */
1439 int uses_anonymous_args;
1440 }
1441 machine_function;
1442
1443 /* A C type for declaring a variable that is used as the first argument of
1444 `FUNCTION_ARG' and other related values. For some target machines, the
1445 type `int' suffices and can hold the number of bytes of argument so far. */
1446 typedef struct
1447 {
1448 /* This is the number of registers of arguments scanned so far. */
1449 int nregs;
1450 /* One of CALL_NORMAL, CALL_LONG or CALL_SHORT . */
1451 int call_cookie;
1452 } CUMULATIVE_ARGS;
1453
1454 /* Define where to put the arguments to a function.
1455 Value is zero to push the argument on the stack,
1456 or a hard register in which to store the argument.
1457
1458 MODE is the argument's machine mode.
1459 TYPE is the data type of the argument (as a tree).
1460 This is null for libcalls where that information may
1461 not be available.
1462 CUM is a variable of type CUMULATIVE_ARGS which gives info about
1463 the preceding args and about the function being called.
1464 NAMED is nonzero if this argument is a named parameter
1465 (otherwise it is an extra parameter matching an ellipsis).
1466
1467 On the ARM, normally the first 16 bytes are passed in registers r0-r3; all
1468 other arguments are passed on the stack. If (NAMED == 0) (which happens
1469 only in assign_parms, since SETUP_INCOMING_VARARGS is defined), say it is
1470 passed in the stack (function_prologue will indeed make it pass in the
1471 stack if necessary). */
1472 #define FUNCTION_ARG(CUM, MODE, TYPE, NAMED) \
1473 arm_function_arg (&(CUM), (MODE), (TYPE), (NAMED))
1474
1475 /* For an arg passed partly in registers and partly in memory,
1476 this is the number of registers used.
1477 For args passed entirely in registers or entirely in memory, zero. */
1478 #define FUNCTION_ARG_PARTIAL_NREGS(CUM, MODE, TYPE, NAMED) \
1479 ( NUM_ARG_REGS > (CUM).nregs \
1480 && (NUM_ARG_REGS < ((CUM).nregs + ARM_NUM_REGS2 (MODE, TYPE))) \
1481 ? NUM_ARG_REGS - (CUM).nregs : 0)
1482
1483 /* Initialize a variable CUM of type CUMULATIVE_ARGS
1484 for a call to a function whose data type is FNTYPE.
1485 For a library call, FNTYPE is 0.
1486 On the ARM, the offset starts at 0. */
1487 #define INIT_CUMULATIVE_ARGS(CUM, FNTYPE, LIBNAME, INDIRECT) \
1488 arm_init_cumulative_args (&(CUM), (FNTYPE), (LIBNAME), (INDIRECT))
1489
1490 /* Update the data in CUM to advance over an argument
1491 of mode MODE and data type TYPE.
1492 (TYPE is null for libcalls where that information may not be available.) */
1493 #define FUNCTION_ARG_ADVANCE(CUM, MODE, TYPE, NAMED) \
1494 (CUM).nregs += ARM_NUM_REGS2 (MODE, TYPE)
1495
1496 /* 1 if N is a possible register number for function argument passing.
1497 On the ARM, r0-r3 are used to pass args. */
1498 #define FUNCTION_ARG_REGNO_P(REGNO) (IN_RANGE ((REGNO), 0, 3))
1499
1500 \f
1501 /* Tail calling. */
1502
1503 /* A C expression that evaluates to true if it is ok to perform a sibling
1504 call to DECL. */
1505 #define FUNCTION_OK_FOR_SIBCALL(DECL) arm_function_ok_for_sibcall ((DECL))
1506
1507 /* Perform any actions needed for a function that is receiving a variable
1508 number of arguments. CUM is as above. MODE and TYPE are the mode and type
1509 of the current parameter. PRETEND_SIZE is a variable that should be set to
1510 the amount of stack that must be pushed by the prolog to pretend that our
1511 caller pushed it.
1512
1513 Normally, this macro will push all remaining incoming registers on the
1514 stack and set PRETEND_SIZE to the length of the registers pushed.
1515
1516 On the ARM, PRETEND_SIZE is set in order to have the prologue push the last
1517 named arg and all anonymous args onto the stack.
1518 XXX I know the prologue shouldn't be pushing registers, but it is faster
1519 that way. */
1520 #define SETUP_INCOMING_VARARGS(CUM, MODE, TYPE, PRETEND_SIZE, NO_RTL) \
1521 { \
1522 cfun->machine->uses_anonymous_args = 1; \
1523 if ((CUM).nregs < NUM_ARG_REGS) \
1524 (PRETEND_SIZE) = (NUM_ARG_REGS - (CUM).nregs) * UNITS_PER_WORD; \
1525 }
1526
1527 /* If your target environment doesn't prefix user functions with an
1528 underscore, you may wish to re-define this to prevent any conflicts.
1529 e.g. AOF may prefix mcount with an underscore. */
1530 #ifndef ARM_MCOUNT_NAME
1531 #define ARM_MCOUNT_NAME "*mcount"
1532 #endif
1533
1534 /* Call the function profiler with a given profile label. The Acorn
1535 compiler puts this BEFORE the prolog but gcc puts it afterwards.
1536 On the ARM the full profile code will look like:
1537 .data
1538 LP1
1539 .word 0
1540 .text
1541 mov ip, lr
1542 bl mcount
1543 .word LP1
1544
1545 profile_function() in final.c outputs the .data section, FUNCTION_PROFILER
1546 will output the .text section.
1547
1548 The ``mov ip,lr'' seems like a good idea to stick with cc convention.
1549 ``prof'' doesn't seem to mind about this! */
1550 #ifndef ARM_FUNCTION_PROFILER
1551 #define ARM_FUNCTION_PROFILER(STREAM, LABELNO) \
1552 { \
1553 char temp[20]; \
1554 rtx sym; \
1555 \
1556 asm_fprintf (STREAM, "\tmov\t%r, %r\n\tbl\t", \
1557 IP_REGNUM, LR_REGNUM); \
1558 assemble_name (STREAM, ARM_MCOUNT_NAME); \
1559 fputc ('\n', STREAM); \
1560 ASM_GENERATE_INTERNAL_LABEL (temp, "LP", LABELNO); \
1561 sym = gen_rtx (SYMBOL_REF, Pmode, temp); \
1562 assemble_aligned_integer (UNITS_PER_WORD, sym); \
1563 }
1564 #endif
1565
1566 #ifndef THUMB_FUNCTION_PROFILER
1567 #define THUMB_FUNCTION_PROFILER(STREAM, LABELNO) \
1568 { \
1569 fprintf (STREAM, "\tmov\tip, lr\n"); \
1570 fprintf (STREAM, "\tbl\tmcount\n"); \
1571 fprintf (STREAM, "\t.word\tLP%d\n", LABELNO); \
1572 }
1573 #endif
1574
1575 #define FUNCTION_PROFILER(STREAM, LABELNO) \
1576 if (TARGET_ARM) \
1577 ARM_FUNCTION_PROFILER (STREAM, LABELNO) \
1578 else \
1579 THUMB_FUNCTION_PROFILER (STREAM, LABELNO)
1580
1581 /* EXIT_IGNORE_STACK should be nonzero if, when returning from a function,
1582 the stack pointer does not matter. The value is tested only in
1583 functions that have frame pointers.
1584 No definition is equivalent to always zero.
1585
1586 On the ARM, the function epilogue recovers the stack pointer from the
1587 frame. */
1588 #define EXIT_IGNORE_STACK 1
1589
1590 #define EPILOGUE_USES(REGNO) (reload_completed && (REGNO) == LR_REGNUM)
1591
1592 /* Determine if the epilogue should be output as RTL.
1593 You should override this if you define FUNCTION_EXTRA_EPILOGUE. */
1594 #define USE_RETURN_INSN(ISCOND) \
1595 (TARGET_ARM ? use_return_insn (ISCOND) : 0)
1596
1597 /* Definitions for register eliminations.
1598
1599 This is an array of structures. Each structure initializes one pair
1600 of eliminable registers. The "from" register number is given first,
1601 followed by "to". Eliminations of the same "from" register are listed
1602 in order of preference.
1603
1604 We have two registers that can be eliminated on the ARM. First, the
1605 arg pointer register can often be eliminated in favor of the stack
1606 pointer register. Secondly, the pseudo frame pointer register can always
1607 be eliminated; it is replaced with either the stack or the real frame
1608 pointer. Note we have to use {ARM|THUMB}_HARD_FRAME_POINTER_REGNUM
1609 because the definition of HARD_FRAME_POINTER_REGNUM is not a constant. */
1610
1611 #define ELIMINABLE_REGS \
1612 {{ ARG_POINTER_REGNUM, STACK_POINTER_REGNUM },\
1613 { ARG_POINTER_REGNUM, FRAME_POINTER_REGNUM },\
1614 { ARG_POINTER_REGNUM, ARM_HARD_FRAME_POINTER_REGNUM },\
1615 { ARG_POINTER_REGNUM, THUMB_HARD_FRAME_POINTER_REGNUM },\
1616 { FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM },\
1617 { FRAME_POINTER_REGNUM, ARM_HARD_FRAME_POINTER_REGNUM },\
1618 { FRAME_POINTER_REGNUM, THUMB_HARD_FRAME_POINTER_REGNUM }}
1619
1620 /* Given FROM and TO register numbers, say whether this elimination is
1621 allowed. Frame pointer elimination is automatically handled.
1622
1623 All eliminations are permissible. Note that ARG_POINTER_REGNUM and
1624 HARD_FRAME_POINTER_REGNUM are in fact the same thing. If we need a frame
1625 pointer, we must eliminate FRAME_POINTER_REGNUM into
1626 HARD_FRAME_POINTER_REGNUM and not into STACK_POINTER_REGNUM or
1627 ARG_POINTER_REGNUM. */
1628 #define CAN_ELIMINATE(FROM, TO) \
1629 (((TO) == FRAME_POINTER_REGNUM && (FROM) == ARG_POINTER_REGNUM) ? 0 : \
1630 ((TO) == STACK_POINTER_REGNUM && frame_pointer_needed) ? 0 : \
1631 ((TO) == ARM_HARD_FRAME_POINTER_REGNUM && TARGET_THUMB) ? 0 : \
1632 ((TO) == THUMB_HARD_FRAME_POINTER_REGNUM && TARGET_ARM) ? 0 : \
1633 1)
1634
1635 #define THUMB_REG_PUSHED_P(reg) \
1636 (regs_ever_live [reg] \
1637 && (! call_used_regs [reg] \
1638 || (flag_pic && (reg) == PIC_OFFSET_TABLE_REGNUM)) \
1639 && !(TARGET_SINGLE_PIC_BASE && ((reg) == arm_pic_register)))
1640
1641 /* Define the offset between two registers, one to be eliminated, and the
1642 other its replacement, at the start of a routine. */
1643 #define ARM_INITIAL_ELIMINATION_OFFSET(FROM, TO, OFFSET) \
1644 do \
1645 { \
1646 (OFFSET) = arm_compute_initial_elimination_offset (FROM, TO); \
1647 } \
1648 while (0)
1649
1650 /* Note: This macro must match the code in thumb_function_prologue(). */
1651 #define THUMB_INITIAL_ELIMINATION_OFFSET(FROM, TO, OFFSET) \
1652 { \
1653 (OFFSET) = 0; \
1654 if ((FROM) == ARG_POINTER_REGNUM) \
1655 { \
1656 int count_regs = 0; \
1657 int regno; \
1658 for (regno = 8; regno < 13; regno ++) \
1659 if (THUMB_REG_PUSHED_P (regno)) \
1660 count_regs ++; \
1661 if (count_regs) \
1662 (OFFSET) += 4 * count_regs; \
1663 count_regs = 0; \
1664 for (regno = 0; regno <= LAST_LO_REGNUM; regno ++) \
1665 if (THUMB_REG_PUSHED_P (regno)) \
1666 count_regs ++; \
1667 if (count_regs || ! leaf_function_p () || thumb_far_jump_used_p (0))\
1668 (OFFSET) += 4 * (count_regs + 1); \
1669 if (TARGET_BACKTRACE) \
1670 { \
1671 if ((count_regs & 0xFF) == 0 && (regs_ever_live[3] != 0)) \
1672 (OFFSET) += 20; \
1673 else \
1674 (OFFSET) += 16; \
1675 } \
1676 } \
1677 if ((TO) == STACK_POINTER_REGNUM) \
1678 { \
1679 (OFFSET) += current_function_outgoing_args_size; \
1680 (OFFSET) += ROUND_UP (get_frame_size ()); \
1681 } \
1682 }
1683
1684 #define INITIAL_ELIMINATION_OFFSET(FROM, TO, OFFSET) \
1685 if (TARGET_ARM) \
1686 ARM_INITIAL_ELIMINATION_OFFSET (FROM, TO, OFFSET); \
1687 else \
1688 THUMB_INITIAL_ELIMINATION_OFFSET (FROM, TO, OFFSET)
1689
1690 /* Special case handling of the location of arguments passed on the stack. */
1691 #define DEBUGGER_ARG_OFFSET(value, addr) value ? value : arm_debugger_arg_offset (value, addr)
1692
1693 /* Initialize data used by insn expanders. This is called from insn_emit,
1694 once for every function before code is generated. */
1695 #define INIT_EXPANDERS arm_init_expanders ()
1696
1697 /* Output assembler code for a block containing the constant parts
1698 of a trampoline, leaving space for the variable parts.
1699
1700 On the ARM, (if r8 is the static chain regnum, and remembering that
1701 referencing pc adds an offset of 8) the trampoline looks like:
1702 ldr r8, [pc, #0]
1703 ldr pc, [pc]
1704 .word static chain value
1705 .word function's address
1706 ??? FIXME: When the trampoline returns, r8 will be clobbered. */
1707 #define ARM_TRAMPOLINE_TEMPLATE(FILE) \
1708 { \
1709 asm_fprintf (FILE, "\tldr\t%r, [%r, #0]\n", \
1710 STATIC_CHAIN_REGNUM, PC_REGNUM); \
1711 asm_fprintf (FILE, "\tldr\t%r, [%r, #0]\n", \
1712 PC_REGNUM, PC_REGNUM); \
1713 assemble_aligned_integer (UNITS_PER_WORD, const0_rtx); \
1714 assemble_aligned_integer (UNITS_PER_WORD, const0_rtx); \
1715 }
1716
1717 /* On the Thumb we always switch into ARM mode to execute the trampoline.
1718 Why - because it is easier. This code will always be branched to via
1719 a BX instruction and since the compiler magically generates the address
1720 of the function the linker has no opportunity to ensure that the
1721 bottom bit is set. Thus the processor will be in ARM mode when it
1722 reaches this code. So we duplicate the ARM trampoline code and add
1723 a switch into Thumb mode as well. */
1724 #define THUMB_TRAMPOLINE_TEMPLATE(FILE) \
1725 { \
1726 fprintf (FILE, "\t.code 32\n"); \
1727 fprintf (FILE, ".Ltrampoline_start:\n"); \
1728 asm_fprintf (FILE, "\tldr\t%r, [%r, #8]\n", \
1729 STATIC_CHAIN_REGNUM, PC_REGNUM); \
1730 asm_fprintf (FILE, "\tldr\t%r, [%r, #8]\n", \
1731 IP_REGNUM, PC_REGNUM); \
1732 asm_fprintf (FILE, "\torr\t%r, %r, #1\n", \
1733 IP_REGNUM, IP_REGNUM); \
1734 asm_fprintf (FILE, "\tbx\t%r\n", IP_REGNUM); \
1735 fprintf (FILE, "\t.word\t0\n"); \
1736 fprintf (FILE, "\t.word\t0\n"); \
1737 fprintf (FILE, "\t.code 16\n"); \
1738 }
1739
1740 #define TRAMPOLINE_TEMPLATE(FILE) \
1741 if (TARGET_ARM) \
1742 ARM_TRAMPOLINE_TEMPLATE (FILE) \
1743 else \
1744 THUMB_TRAMPOLINE_TEMPLATE (FILE)
1745
1746 /* Length in units of the trampoline for entering a nested function. */
1747 #define TRAMPOLINE_SIZE (TARGET_ARM ? 16 : 24)
1748
1749 /* Alignment required for a trampoline in bits. */
1750 #define TRAMPOLINE_ALIGNMENT 32
1751
1752 /* Emit RTL insns to initialize the variable parts of a trampoline.
1753 FNADDR is an RTX for the address of the function's pure code.
1754 CXT is an RTX for the static chain value for the function. */
1755 #define INITIALIZE_TRAMPOLINE(TRAMP, FNADDR, CXT) \
1756 { \
1757 emit_move_insn \
1758 (gen_rtx_MEM (SImode, plus_constant (TRAMP, TARGET_ARM ? 8 : 16)), CXT); \
1759 emit_move_insn \
1760 (gen_rtx_MEM (SImode, plus_constant (TRAMP, TARGET_ARM ? 12 : 20)), FNADDR); \
1761 }
1762
1763 \f
1764 /* Addressing modes, and classification of registers for them. */
1765 #define HAVE_POST_INCREMENT 1
1766 #define HAVE_PRE_INCREMENT TARGET_ARM
1767 #define HAVE_POST_DECREMENT TARGET_ARM
1768 #define HAVE_PRE_DECREMENT TARGET_ARM
1769
1770 /* Macros to check register numbers against specific register classes. */
1771
1772 /* These assume that REGNO is a hard or pseudo reg number.
1773 They give nonzero only if REGNO is a hard reg of the suitable class
1774 or a pseudo reg currently allocated to a suitable hard reg.
1775 Since they use reg_renumber, they are safe only once reg_renumber
1776 has been allocated, which happens in local-alloc.c. */
1777 #define TEST_REGNO(R, TEST, VALUE) \
1778 ((R TEST VALUE) || ((unsigned) reg_renumber[R] TEST VALUE))
1779
1780 /* On the ARM, don't allow the pc to be used. */
1781 #define ARM_REGNO_OK_FOR_BASE_P(REGNO) \
1782 (TEST_REGNO (REGNO, <, PC_REGNUM) \
1783 || TEST_REGNO (REGNO, ==, FRAME_POINTER_REGNUM) \
1784 || TEST_REGNO (REGNO, ==, ARG_POINTER_REGNUM))
1785
1786 #define THUMB_REGNO_MODE_OK_FOR_BASE_P(REGNO, MODE) \
1787 (TEST_REGNO (REGNO, <=, LAST_LO_REGNUM) \
1788 || (GET_MODE_SIZE (MODE) >= 4 \
1789 && TEST_REGNO (REGNO, ==, STACK_POINTER_REGNUM)))
1790
1791 #define REGNO_MODE_OK_FOR_BASE_P(REGNO, MODE) \
1792 (TARGET_THUMB \
1793 ? THUMB_REGNO_MODE_OK_FOR_BASE_P (REGNO, MODE) \
1794 : ARM_REGNO_OK_FOR_BASE_P (REGNO))
1795
1796 /* For ARM code, we don't care about the mode, but for Thumb, the index
1797 must be suitable for use in a QImode load. */
1798 #define REGNO_OK_FOR_INDEX_P(REGNO) \
1799 REGNO_MODE_OK_FOR_BASE_P (REGNO, QImode)
1800
1801 /* Maximum number of registers that can appear in a valid memory address.
1802 Shifts in addresses can't be by a register. */
1803 #define MAX_REGS_PER_ADDRESS 2
1804
1805 /* Recognize any constant value that is a valid address. */
1806 /* XXX We can address any constant, eventually... */
1807
1808 #ifdef AOF_ASSEMBLER
1809
1810 #define CONSTANT_ADDRESS_P(X) \
1811 (GET_CODE (X) == SYMBOL_REF && CONSTANT_POOL_ADDRESS_P (X))
1812
1813 #else
1814
1815 #define CONSTANT_ADDRESS_P(X) \
1816 (GET_CODE (X) == SYMBOL_REF \
1817 && (CONSTANT_POOL_ADDRESS_P (X) \
1818 || (TARGET_ARM && optimize > 0 && SYMBOL_REF_FLAG (X))))
1819
1820 #endif /* AOF_ASSEMBLER */
1821
1822 /* Nonzero if the constant value X is a legitimate general operand.
1823 It is given that X satisfies CONSTANT_P or is a CONST_DOUBLE.
1824
1825 On the ARM, allow any integer (invalid ones are removed later by insn
1826 patterns), nice doubles and symbol_refs which refer to the function's
1827 constant pool XXX.
1828
1829 When generating pic allow anything. */
1830 #define ARM_LEGITIMATE_CONSTANT_P(X) (flag_pic || ! label_mentioned_p (X))
1831
1832 #define THUMB_LEGITIMATE_CONSTANT_P(X) \
1833 ( GET_CODE (X) == CONST_INT \
1834 || GET_CODE (X) == CONST_DOUBLE \
1835 || CONSTANT_ADDRESS_P (X) \
1836 || flag_pic)
1837
1838 #define LEGITIMATE_CONSTANT_P(X) \
1839 (TARGET_ARM ? ARM_LEGITIMATE_CONSTANT_P (X) : THUMB_LEGITIMATE_CONSTANT_P (X))
1840
1841 /* Special characters prefixed to function names
1842 in order to encode attribute like information.
1843 Note, '@' and '*' have already been taken. */
1844 #define SHORT_CALL_FLAG_CHAR '^'
1845 #define LONG_CALL_FLAG_CHAR '#'
1846
1847 #define ENCODED_SHORT_CALL_ATTR_P(SYMBOL_NAME) \
1848 (*(SYMBOL_NAME) == SHORT_CALL_FLAG_CHAR)
1849
1850 #define ENCODED_LONG_CALL_ATTR_P(SYMBOL_NAME) \
1851 (*(SYMBOL_NAME) == LONG_CALL_FLAG_CHAR)
1852
1853 #ifndef SUBTARGET_NAME_ENCODING_LENGTHS
1854 #define SUBTARGET_NAME_ENCODING_LENGTHS
1855 #endif
1856
1857 /* This is a C fragement for the inside of a switch statement.
1858 Each case label should return the number of characters to
1859 be stripped from the start of a function's name, if that
1860 name starts with the indicated character. */
1861 #define ARM_NAME_ENCODING_LENGTHS \
1862 case SHORT_CALL_FLAG_CHAR: return 1; \
1863 case LONG_CALL_FLAG_CHAR: return 1; \
1864 case '*': return 1; \
1865 SUBTARGET_NAME_ENCODING_LENGTHS
1866
1867 /* This is how to output a reference to a user-level label named NAME.
1868 `assemble_name' uses this. */
1869 #undef ASM_OUTPUT_LABELREF
1870 #define ASM_OUTPUT_LABELREF(FILE, NAME) \
1871 arm_asm_output_labelref (FILE, NAME)
1872
1873 #define ARM_DECLARE_FUNCTION_SIZE(STREAM, NAME, DECL) \
1874 arm_encode_call_attribute (DECL, SHORT_CALL_FLAG_CHAR)
1875
1876 /* The macros REG_OK_FOR..._P assume that the arg is a REG rtx
1877 and check its validity for a certain class.
1878 We have two alternate definitions for each of them.
1879 The usual definition accepts all pseudo regs; the other rejects
1880 them unless they have been allocated suitable hard regs.
1881 The symbol REG_OK_STRICT causes the latter definition to be used. */
1882 #ifndef REG_OK_STRICT
1883
1884 #define ARM_REG_OK_FOR_BASE_P(X) \
1885 (REGNO (X) <= LAST_ARM_REGNUM \
1886 || REGNO (X) >= FIRST_PSEUDO_REGISTER \
1887 || REGNO (X) == FRAME_POINTER_REGNUM \
1888 || REGNO (X) == ARG_POINTER_REGNUM)
1889
1890 #define THUMB_REG_MODE_OK_FOR_BASE_P(X, MODE) \
1891 (REGNO (X) <= LAST_LO_REGNUM \
1892 || REGNO (X) >= FIRST_PSEUDO_REGISTER \
1893 || (GET_MODE_SIZE (MODE) >= 4 \
1894 && (REGNO (X) == STACK_POINTER_REGNUM \
1895 || (X) == hard_frame_pointer_rtx \
1896 || (X) == arg_pointer_rtx)))
1897
1898 #else /* REG_OK_STRICT */
1899
1900 #define ARM_REG_OK_FOR_BASE_P(X) \
1901 ARM_REGNO_OK_FOR_BASE_P (REGNO (X))
1902
1903 #define THUMB_REG_MODE_OK_FOR_BASE_P(X, MODE) \
1904 THUMB_REGNO_MODE_OK_FOR_BASE_P (REGNO (X), MODE)
1905
1906 #endif /* REG_OK_STRICT */
1907
1908 /* Now define some helpers in terms of the above. */
1909
1910 #define REG_MODE_OK_FOR_BASE_P(X, MODE) \
1911 (TARGET_THUMB \
1912 ? THUMB_REG_MODE_OK_FOR_BASE_P (X, MODE) \
1913 : ARM_REG_OK_FOR_BASE_P (X))
1914
1915 #define ARM_REG_OK_FOR_INDEX_P(X) ARM_REG_OK_FOR_BASE_P (X)
1916
1917 /* For Thumb, a valid index register is anything that can be used in
1918 a byte load instruction. */
1919 #define THUMB_REG_OK_FOR_INDEX_P(X) THUMB_REG_MODE_OK_FOR_BASE_P (X, QImode)
1920
1921 /* Nonzero if X is a hard reg that can be used as an index
1922 or if it is a pseudo reg. On the Thumb, the stack pointer
1923 is not suitable. */
1924 #define REG_OK_FOR_INDEX_P(X) \
1925 (TARGET_THUMB \
1926 ? THUMB_REG_OK_FOR_INDEX_P (X) \
1927 : ARM_REG_OK_FOR_INDEX_P (X))
1928
1929 \f
1930 /* GO_IF_LEGITIMATE_ADDRESS recognizes an RTL expression
1931 that is a valid memory address for an instruction.
1932 The MODE argument is the machine mode for the MEM expression
1933 that wants to use this address.
1934
1935 The other macros defined here are used only in GO_IF_LEGITIMATE_ADDRESS. */
1936
1937 /* --------------------------------arm version----------------------------- */
1938 #define ARM_BASE_REGISTER_RTX_P(X) \
1939 (GET_CODE (X) == REG && ARM_REG_OK_FOR_BASE_P (X))
1940
1941 #define ARM_INDEX_REGISTER_RTX_P(X) \
1942 (GET_CODE (X) == REG && ARM_REG_OK_FOR_INDEX_P (X))
1943
1944 /* A C statement (sans semicolon) to jump to LABEL for legitimate index RTXs
1945 used by the macro GO_IF_LEGITIMATE_ADDRESS. Floating point indices can
1946 only be small constants. */
1947 #define ARM_GO_IF_LEGITIMATE_INDEX(MODE, BASE_REGNO, INDEX, LABEL) \
1948 do \
1949 { \
1950 HOST_WIDE_INT range; \
1951 enum rtx_code code = GET_CODE (INDEX); \
1952 \
1953 if (TARGET_HARD_FLOAT && GET_MODE_CLASS (MODE) == MODE_FLOAT) \
1954 { \
1955 if (code == CONST_INT && INTVAL (INDEX) < 1024 \
1956 && INTVAL (INDEX) > -1024 \
1957 && (INTVAL (INDEX) & 3) == 0) \
1958 goto LABEL; \
1959 } \
1960 else \
1961 { \
1962 if (ARM_INDEX_REGISTER_RTX_P (INDEX) \
1963 && GET_MODE_SIZE (MODE) <= 4) \
1964 goto LABEL; \
1965 if (GET_MODE_SIZE (MODE) <= 4 && code == MULT \
1966 && (! arm_arch4 || (MODE) != HImode)) \
1967 { \
1968 rtx xiop0 = XEXP (INDEX, 0); \
1969 rtx xiop1 = XEXP (INDEX, 1); \
1970 if (ARM_INDEX_REGISTER_RTX_P (xiop0) \
1971 && power_of_two_operand (xiop1, SImode)) \
1972 goto LABEL; \
1973 if (ARM_INDEX_REGISTER_RTX_P (xiop1) \
1974 && power_of_two_operand (xiop0, SImode)) \
1975 goto LABEL; \
1976 } \
1977 if (GET_MODE_SIZE (MODE) <= 4 \
1978 && (code == LSHIFTRT || code == ASHIFTRT \
1979 || code == ASHIFT || code == ROTATERT) \
1980 && (! arm_arch4 || (MODE) != HImode)) \
1981 { \
1982 rtx op = XEXP (INDEX, 1); \
1983 if (ARM_INDEX_REGISTER_RTX_P (XEXP (INDEX, 0)) \
1984 && GET_CODE (op) == CONST_INT && INTVAL (op) > 0 \
1985 && INTVAL (op) <= 31) \
1986 goto LABEL; \
1987 } \
1988 /* NASTY: Since this limits the addressing of unsigned \
1989 byte loads. */ \
1990 range = ((MODE) == HImode || (MODE) == QImode) \
1991 ? (arm_arch4 ? 256 : 4095) : 4096; \
1992 if (code == CONST_INT && INTVAL (INDEX) < range \
1993 && INTVAL (INDEX) > -range) \
1994 goto LABEL; \
1995 } \
1996 } \
1997 while (0)
1998
1999 /* Jump to LABEL if X is a valid address RTX. This must take
2000 REG_OK_STRICT into account when deciding about valid registers.
2001
2002 Allow REG, REG+REG, REG+INDEX, INDEX+REG, REG-INDEX, and non
2003 floating SYMBOL_REF to the constant pool. Allow REG-only and
2004 AUTINC-REG if handling TImode or HImode. Other symbol refs must be
2005 forced though a static cell to ensure addressability. */
2006 #define ARM_GO_IF_LEGITIMATE_ADDRESS(MODE, X, LABEL) \
2007 { \
2008 if (ARM_BASE_REGISTER_RTX_P (X)) \
2009 goto LABEL; \
2010 else if ((GET_CODE (X) == POST_INC || GET_CODE (X) == PRE_DEC) \
2011 && GET_CODE (XEXP (X, 0)) == REG \
2012 && ARM_REG_OK_FOR_BASE_P (XEXP (X, 0))) \
2013 goto LABEL; \
2014 else if (GET_MODE_SIZE (MODE) >= 4 && reload_completed \
2015 && (GET_CODE (X) == LABEL_REF \
2016 || (GET_CODE (X) == CONST \
2017 && GET_CODE (XEXP ((X), 0)) == PLUS \
2018 && GET_CODE (XEXP (XEXP ((X), 0), 0)) == LABEL_REF \
2019 && GET_CODE (XEXP (XEXP ((X), 0), 1)) == CONST_INT)))\
2020 goto LABEL; \
2021 else if ((MODE) == TImode) \
2022 ; \
2023 else if ((MODE) == DImode || (TARGET_SOFT_FLOAT && (MODE) == DFmode)) \
2024 { \
2025 if (GET_CODE (X) == PLUS && ARM_BASE_REGISTER_RTX_P (XEXP (X, 0)) \
2026 && GET_CODE (XEXP (X, 1)) == CONST_INT) \
2027 { \
2028 HOST_WIDE_INT val = INTVAL (XEXP (X, 1)); \
2029 if (val == 4 || val == -4 || val == -8) \
2030 goto LABEL; \
2031 } \
2032 } \
2033 else if (GET_CODE (X) == PLUS) \
2034 { \
2035 rtx xop0 = XEXP (X, 0); \
2036 rtx xop1 = XEXP (X, 1); \
2037 \
2038 if (ARM_BASE_REGISTER_RTX_P (xop0)) \
2039 ARM_GO_IF_LEGITIMATE_INDEX (MODE, REGNO (xop0), xop1, LABEL); \
2040 else if (ARM_BASE_REGISTER_RTX_P (xop1)) \
2041 ARM_GO_IF_LEGITIMATE_INDEX (MODE, REGNO (xop1), xop0, LABEL); \
2042 } \
2043 /* Reload currently can't handle MINUS, so disable this for now */ \
2044 /* else if (GET_CODE (X) == MINUS) \
2045 { \
2046 rtx xop0 = XEXP (X,0); \
2047 rtx xop1 = XEXP (X,1); \
2048 \
2049 if (ARM_BASE_REGISTER_RTX_P (xop0)) \
2050 ARM_GO_IF_LEGITIMATE_INDEX (MODE, -1, xop1, LABEL); \
2051 } */ \
2052 else if (GET_MODE_CLASS (MODE) != MODE_FLOAT \
2053 && GET_CODE (X) == SYMBOL_REF \
2054 && CONSTANT_POOL_ADDRESS_P (X) \
2055 && ! (flag_pic \
2056 && symbol_mentioned_p (get_pool_constant (X)))) \
2057 goto LABEL; \
2058 else if ((GET_CODE (X) == PRE_INC || GET_CODE (X) == POST_DEC) \
2059 && (GET_MODE_SIZE (MODE) <= 4) \
2060 && GET_CODE (XEXP (X, 0)) == REG \
2061 && ARM_REG_OK_FOR_BASE_P (XEXP (X, 0))) \
2062 goto LABEL; \
2063 }
2064
2065 /* ---------------------thumb version----------------------------------*/
2066 #define THUMB_LEGITIMATE_OFFSET(MODE, VAL) \
2067 (GET_MODE_SIZE (MODE) == 1 ? ((unsigned HOST_WIDE_INT) (VAL) < 32) \
2068 : GET_MODE_SIZE (MODE) == 2 ? ((unsigned HOST_WIDE_INT) (VAL) < 64 \
2069 && ((VAL) & 1) == 0) \
2070 : ((VAL) >= 0 && ((VAL) + GET_MODE_SIZE (MODE)) <= 128 \
2071 && ((VAL) & 3) == 0))
2072
2073 /* The AP may be eliminated to either the SP or the FP, so we use the
2074 least common denominator, e.g. SImode, and offsets from 0 to 64. */
2075
2076 /* ??? Verify whether the above is the right approach. */
2077
2078 /* ??? Also, the FP may be eliminated to the SP, so perhaps that
2079 needs special handling also. */
2080
2081 /* ??? Look at how the mips16 port solves this problem. It probably uses
2082 better ways to solve some of these problems. */
2083
2084 /* Although it is not incorrect, we don't accept QImode and HImode
2085 addresses based on the frame pointer or arg pointer until the
2086 reload pass starts. This is so that eliminating such addresses
2087 into stack based ones won't produce impossible code. */
2088 #define THUMB_GO_IF_LEGITIMATE_ADDRESS(MODE, X, WIN) \
2089 { \
2090 /* ??? Not clear if this is right. Experiment. */ \
2091 if (GET_MODE_SIZE (MODE) < 4 \
2092 && ! (reload_in_progress || reload_completed) \
2093 && ( reg_mentioned_p (frame_pointer_rtx, X) \
2094 || reg_mentioned_p (arg_pointer_rtx, X) \
2095 || reg_mentioned_p (virtual_incoming_args_rtx, X) \
2096 || reg_mentioned_p (virtual_outgoing_args_rtx, X) \
2097 || reg_mentioned_p (virtual_stack_dynamic_rtx, X) \
2098 || reg_mentioned_p (virtual_stack_vars_rtx, X))) \
2099 ; \
2100 /* Accept any base register. SP only in SImode or larger. */ \
2101 else if (GET_CODE (X) == REG \
2102 && THUMB_REG_MODE_OK_FOR_BASE_P (X, MODE)) \
2103 goto WIN; \
2104 /* This is PC relative data before MACHINE_DEPENDENT_REORG runs. */ \
2105 else if (GET_MODE_SIZE (MODE) >= 4 && CONSTANT_P (X) \
2106 && GET_CODE (X) == SYMBOL_REF \
2107 && CONSTANT_POOL_ADDRESS_P (X) && ! flag_pic) \
2108 goto WIN; \
2109 /* This is PC relative data after MACHINE_DEPENDENT_REORG runs. */ \
2110 else if (GET_MODE_SIZE (MODE) >= 4 && reload_completed \
2111 && (GET_CODE (X) == LABEL_REF \
2112 || (GET_CODE (X) == CONST \
2113 && GET_CODE (XEXP (X, 0)) == PLUS \
2114 && GET_CODE (XEXP (XEXP (X, 0), 0)) == LABEL_REF \
2115 && GET_CODE (XEXP (XEXP (X, 0), 1)) == CONST_INT))) \
2116 goto WIN; \
2117 /* Post-inc indexing only supported for SImode and larger. */ \
2118 else if (GET_CODE (X) == POST_INC && GET_MODE_SIZE (MODE) >= 4 \
2119 && GET_CODE (XEXP (X, 0)) == REG \
2120 && THUMB_REG_OK_FOR_INDEX_P (XEXP (X, 0))) \
2121 goto WIN; \
2122 else if (GET_CODE (X) == PLUS) \
2123 { \
2124 /* REG+REG address can be any two index registers. */ \
2125 /* We disallow FRAME+REG addressing since we know that FRAME \
2126 will be replaced with STACK, and SP relative addressing only \
2127 permits SP+OFFSET. */ \
2128 if (GET_MODE_SIZE (MODE) <= 4 \
2129 && GET_CODE (XEXP (X, 0)) == REG \
2130 && GET_CODE (XEXP (X, 1)) == REG \
2131 && XEXP (X, 0) != frame_pointer_rtx \
2132 && XEXP (X, 1) != frame_pointer_rtx \
2133 && XEXP (X, 0) != virtual_stack_vars_rtx \
2134 && XEXP (X, 1) != virtual_stack_vars_rtx \
2135 && THUMB_REG_OK_FOR_INDEX_P (XEXP (X, 0)) \
2136 && THUMB_REG_OK_FOR_INDEX_P (XEXP (X, 1))) \
2137 goto WIN; \
2138 /* REG+const has 5-7 bit offset for non-SP registers. */ \
2139 else if (GET_CODE (XEXP (X, 0)) == REG \
2140 && (THUMB_REG_OK_FOR_INDEX_P (XEXP (X, 0)) \
2141 || XEXP (X, 0) == arg_pointer_rtx) \
2142 && GET_CODE (XEXP (X, 1)) == CONST_INT \
2143 && THUMB_LEGITIMATE_OFFSET (MODE, INTVAL (XEXP (X, 1)))) \
2144 goto WIN; \
2145 /* REG+const has 10 bit offset for SP, but only SImode and \
2146 larger is supported. */ \
2147 /* ??? Should probably check for DI/DFmode overflow here \
2148 just like GO_IF_LEGITIMATE_OFFSET does. */ \
2149 else if (GET_CODE (XEXP (X, 0)) == REG \
2150 && REGNO (XEXP (X, 0)) == STACK_POINTER_REGNUM \
2151 && GET_MODE_SIZE (MODE) >= 4 \
2152 && GET_CODE (XEXP (X, 1)) == CONST_INT \
2153 && ((unsigned HOST_WIDE_INT) INTVAL (XEXP (X, 1)) \
2154 + GET_MODE_SIZE (MODE)) <= 1024 \
2155 && (INTVAL (XEXP (X, 1)) & 3) == 0) \
2156 goto WIN; \
2157 else if (GET_CODE (XEXP (X, 0)) == REG \
2158 && REGNO (XEXP (X, 0)) == FRAME_POINTER_REGNUM \
2159 && GET_MODE_SIZE (MODE) >= 4 \
2160 && GET_CODE (XEXP (X, 1)) == CONST_INT \
2161 && (INTVAL (XEXP (X, 1)) & 3) == 0) \
2162 goto WIN; \
2163 } \
2164 else if (GET_MODE_CLASS (MODE) != MODE_FLOAT \
2165 && GET_CODE (X) == SYMBOL_REF \
2166 && CONSTANT_POOL_ADDRESS_P (X) \
2167 && ! (flag_pic \
2168 && symbol_mentioned_p (get_pool_constant (X)))) \
2169 goto WIN; \
2170 }
2171
2172 /* ------------------------------------------------------------------- */
2173 #define GO_IF_LEGITIMATE_ADDRESS(MODE, X, WIN) \
2174 if (TARGET_ARM) \
2175 ARM_GO_IF_LEGITIMATE_ADDRESS (MODE, X, WIN) \
2176 else /* if (TARGET_THUMB) */ \
2177 THUMB_GO_IF_LEGITIMATE_ADDRESS (MODE, X, WIN)
2178 /* ------------------------------------------------------------------- */
2179 \f
2180 /* Try machine-dependent ways of modifying an illegitimate address
2181 to be legitimate. If we find one, return the new, valid address.
2182 This macro is used in only one place: `memory_address' in explow.c.
2183
2184 OLDX is the address as it was before break_out_memory_refs was called.
2185 In some cases it is useful to look at this to decide what needs to be done.
2186
2187 MODE and WIN are passed so that this macro can use
2188 GO_IF_LEGITIMATE_ADDRESS.
2189
2190 It is always safe for this macro to do nothing. It exists to recognize
2191 opportunities to optimize the output.
2192
2193 On the ARM, try to convert [REG, #BIGCONST]
2194 into ADD BASE, REG, #UPPERCONST and [BASE, #VALIDCONST],
2195 where VALIDCONST == 0 in case of TImode. */
2196 #define ARM_LEGITIMIZE_ADDRESS(X, OLDX, MODE, WIN) \
2197 { \
2198 if (GET_CODE (X) == PLUS) \
2199 { \
2200 rtx xop0 = XEXP (X, 0); \
2201 rtx xop1 = XEXP (X, 1); \
2202 \
2203 if (CONSTANT_P (xop0) && ! symbol_mentioned_p (xop0)) \
2204 xop0 = force_reg (SImode, xop0); \
2205 if (CONSTANT_P (xop1) && ! symbol_mentioned_p (xop1)) \
2206 xop1 = force_reg (SImode, xop1); \
2207 if (ARM_BASE_REGISTER_RTX_P (xop0) \
2208 && GET_CODE (xop1) == CONST_INT) \
2209 { \
2210 HOST_WIDE_INT n, low_n; \
2211 rtx base_reg, val; \
2212 n = INTVAL (xop1); \
2213 \
2214 if (MODE == DImode || (TARGET_SOFT_FLOAT && MODE == DFmode)) \
2215 { \
2216 low_n = n & 0x0f; \
2217 n &= ~0x0f; \
2218 if (low_n > 4) \
2219 { \
2220 n += 16; \
2221 low_n -= 16; \
2222 } \
2223 } \
2224 else \
2225 { \
2226 low_n = ((MODE) == TImode ? 0 \
2227 : n >= 0 ? (n & 0xfff) : -((-n) & 0xfff)); \
2228 n -= low_n; \
2229 } \
2230 base_reg = gen_reg_rtx (SImode); \
2231 val = force_operand (gen_rtx_PLUS (SImode, xop0, \
2232 GEN_INT (n)), NULL_RTX); \
2233 emit_move_insn (base_reg, val); \
2234 (X) = (low_n == 0 ? base_reg \
2235 : gen_rtx_PLUS (SImode, base_reg, GEN_INT (low_n))); \
2236 } \
2237 else if (xop0 != XEXP (X, 0) || xop1 != XEXP (x, 1)) \
2238 (X) = gen_rtx_PLUS (SImode, xop0, xop1); \
2239 } \
2240 else if (GET_CODE (X) == MINUS) \
2241 { \
2242 rtx xop0 = XEXP (X, 0); \
2243 rtx xop1 = XEXP (X, 1); \
2244 \
2245 if (CONSTANT_P (xop0)) \
2246 xop0 = force_reg (SImode, xop0); \
2247 if (CONSTANT_P (xop1) && ! symbol_mentioned_p (xop1)) \
2248 xop1 = force_reg (SImode, xop1); \
2249 if (xop0 != XEXP (X, 0) || xop1 != XEXP (X, 1)) \
2250 (X) = gen_rtx_MINUS (SImode, xop0, xop1); \
2251 } \
2252 if (flag_pic) \
2253 (X) = legitimize_pic_address (OLDX, MODE, NULL_RTX); \
2254 if (memory_address_p (MODE, X)) \
2255 goto WIN; \
2256 }
2257
2258 #define THUMB_LEGITIMIZE_ADDRESS(X, OLDX, MODE, WIN) \
2259 if (flag_pic) \
2260 (X) = legitimize_pic_address (OLDX, MODE, NULL_RTX);
2261
2262 #define LEGITIMIZE_ADDRESS(X, OLDX, MODE, WIN) \
2263 if (TARGET_ARM) \
2264 ARM_LEGITIMIZE_ADDRESS (X, OLDX, MODE, WIN) \
2265 else \
2266 THUMB_LEGITIMIZE_ADDRESS (X, OLDX, MODE, WIN)
2267
2268 /* Go to LABEL if ADDR (a legitimate address expression)
2269 has an effect that depends on the machine mode it is used for. */
2270 #define ARM_GO_IF_MODE_DEPENDENT_ADDRESS(ADDR, LABEL) \
2271 { \
2272 if ( GET_CODE (ADDR) == PRE_DEC || GET_CODE (ADDR) == POST_DEC \
2273 || GET_CODE (ADDR) == PRE_INC || GET_CODE (ADDR) == POST_INC) \
2274 goto LABEL; \
2275 }
2276
2277 /* Nothing helpful to do for the Thumb */
2278 #define GO_IF_MODE_DEPENDENT_ADDRESS(ADDR, LABEL) \
2279 if (TARGET_ARM) \
2280 ARM_GO_IF_MODE_DEPENDENT_ADDRESS (ADDR, LABEL)
2281 \f
2282
2283 /* Specify the machine mode that this machine uses
2284 for the index in the tablejump instruction. */
2285 #define CASE_VECTOR_MODE Pmode
2286
2287 /* Define as C expression which evaluates to nonzero if the tablejump
2288 instruction expects the table to contain offsets from the address of the
2289 table.
2290 Do not define this if the table should contain absolute addresses. */
2291 /* #define CASE_VECTOR_PC_RELATIVE 1 */
2292
2293 /* signed 'char' is most compatible, but RISC OS wants it unsigned.
2294 unsigned is probably best, but may break some code. */
2295 #ifndef DEFAULT_SIGNED_CHAR
2296 #define DEFAULT_SIGNED_CHAR 0
2297 #endif
2298
2299 /* Don't cse the address of the function being compiled. */
2300 #define NO_RECURSIVE_FUNCTION_CSE 1
2301
2302 /* Max number of bytes we can move from memory to memory
2303 in one reasonably fast instruction. */
2304 #define MOVE_MAX 4
2305
2306 #undef MOVE_RATIO
2307 #define MOVE_RATIO (arm_is_xscale ? 4 : 2)
2308
2309 /* Define if operations between registers always perform the operation
2310 on the full register even if a narrower mode is specified. */
2311 #define WORD_REGISTER_OPERATIONS
2312
2313 /* Define if loading in MODE, an integral mode narrower than BITS_PER_WORD
2314 will either zero-extend or sign-extend. The value of this macro should
2315 be the code that says which one of the two operations is implicitly
2316 done, NIL if none. */
2317 #define LOAD_EXTEND_OP(MODE) \
2318 (TARGET_THUMB ? ZERO_EXTEND : \
2319 ((arm_arch4 || (MODE) == QImode) ? ZERO_EXTEND \
2320 : ((BYTES_BIG_ENDIAN && (MODE) == HImode) ? SIGN_EXTEND : NIL)))
2321
2322 /* Nonzero if access to memory by bytes is slow and undesirable. */
2323 #define SLOW_BYTE_ACCESS 0
2324
2325 #define SLOW_UNALIGNED_ACCESS(MODE, ALIGN) 1
2326
2327 /* Immediate shift counts are truncated by the output routines (or was it
2328 the assembler?). Shift counts in a register are truncated by ARM. Note
2329 that the native compiler puts too large (> 32) immediate shift counts
2330 into a register and shifts by the register, letting the ARM decide what
2331 to do instead of doing that itself. */
2332 /* This is all wrong. Defining SHIFT_COUNT_TRUNCATED tells combine that
2333 code like (X << (Y % 32)) for register X, Y is equivalent to (X << Y).
2334 On the arm, Y in a register is used modulo 256 for the shift. Only for
2335 rotates is modulo 32 used. */
2336 /* #define SHIFT_COUNT_TRUNCATED 1 */
2337
2338 /* All integers have the same format so truncation is easy. */
2339 #define TRULY_NOOP_TRUNCATION(OUTPREC, INPREC) 1
2340
2341 /* Calling from registers is a massive pain. */
2342 #define NO_FUNCTION_CSE 1
2343
2344 /* Chars and shorts should be passed as ints. */
2345 #define PROMOTE_PROTOTYPES 1
2346
2347 /* The machine modes of pointers and functions */
2348 #define Pmode SImode
2349 #define FUNCTION_MODE Pmode
2350
2351 #define ARM_FRAME_RTX(X) \
2352 ( (X) == frame_pointer_rtx || (X) == stack_pointer_rtx \
2353 || (X) == arg_pointer_rtx)
2354
2355 #define DEFAULT_RTX_COSTS(X, CODE, OUTER_CODE) \
2356 return arm_rtx_costs (X, CODE, OUTER_CODE);
2357
2358 /* Moves to and from memory are quite expensive */
2359 #define MEMORY_MOVE_COST(M, CLASS, IN) \
2360 (TARGET_ARM ? 10 : \
2361 ((GET_MODE_SIZE (M) < 4 ? 8 : 2 * GET_MODE_SIZE (M)) \
2362 * (CLASS == LO_REGS ? 1 : 2)))
2363
2364 /* All address computations that can be done are free, but rtx cost returns
2365 the same for practically all of them. So we weight the different types
2366 of address here in the order (most pref first):
2367 PRE/POST_INC/DEC, SHIFT or NON-INT sum, INT sum, REG, MEM or LABEL. */
2368 #define ARM_ADDRESS_COST(X) \
2369 (10 - ((GET_CODE (X) == MEM || GET_CODE (X) == LABEL_REF \
2370 || GET_CODE (X) == SYMBOL_REF) \
2371 ? 0 \
2372 : ((GET_CODE (X) == PRE_INC || GET_CODE (X) == PRE_DEC \
2373 || GET_CODE (X) == POST_INC || GET_CODE (X) == POST_DEC) \
2374 ? 10 \
2375 : (((GET_CODE (X) == PLUS || GET_CODE (X) == MINUS) \
2376 ? 6 + (GET_CODE (XEXP (X, 1)) == CONST_INT ? 2 \
2377 : ((GET_RTX_CLASS (GET_CODE (XEXP (X, 0))) == '2' \
2378 || GET_RTX_CLASS (GET_CODE (XEXP (X, 0))) == 'c' \
2379 || GET_RTX_CLASS (GET_CODE (XEXP (X, 1))) == '2' \
2380 || GET_RTX_CLASS (GET_CODE (XEXP (X, 1))) == 'c') \
2381 ? 1 : 0)) \
2382 : 4)))))
2383
2384 #define THUMB_ADDRESS_COST(X) \
2385 ((GET_CODE (X) == REG \
2386 || (GET_CODE (X) == PLUS && GET_CODE (XEXP (X, 0)) == REG \
2387 && GET_CODE (XEXP (X, 1)) == CONST_INT)) \
2388 ? 1 : 2)
2389
2390 #define ADDRESS_COST(X) \
2391 (TARGET_ARM ? ARM_ADDRESS_COST (X) : THUMB_ADDRESS_COST (X))
2392
2393 /* Try to generate sequences that don't involve branches, we can then use
2394 conditional instructions */
2395 #define BRANCH_COST \
2396 (TARGET_ARM ? 4 : (optimize > 1 ? 1 : 0))
2397 \f
2398 /* Position Independent Code. */
2399 /* We decide which register to use based on the compilation options and
2400 the assembler in use; this is more general than the APCS restriction of
2401 using sb (r9) all the time. */
2402 extern int arm_pic_register;
2403
2404 /* Used when parsing command line option -mpic-register=. */
2405 extern const char * arm_pic_register_string;
2406
2407 /* The register number of the register used to address a table of static
2408 data addresses in memory. */
2409 #define PIC_OFFSET_TABLE_REGNUM arm_pic_register
2410
2411 #define FINALIZE_PIC arm_finalize_pic (1)
2412
2413 /* We can't directly access anything that contains a symbol,
2414 nor can we indirect via the constant pool. */
2415 #define LEGITIMATE_PIC_OPERAND_P(X) \
2416 (!(symbol_mentioned_p (X) \
2417 || label_mentioned_p (X) \
2418 || (GET_CODE (X) == SYMBOL_REF \
2419 && CONSTANT_POOL_ADDRESS_P (X) \
2420 && (symbol_mentioned_p (get_pool_constant (X)) \
2421 || label_mentioned_p (get_pool_constant (X))))))
2422
2423 /* We need to know when we are making a constant pool; this determines
2424 whether data needs to be in the GOT or can be referenced via a GOT
2425 offset. */
2426 extern int making_const_table;
2427 \f
2428 /* Handle pragmas for compatibility with Intel's compilers. */
2429 #define REGISTER_TARGET_PRAGMAS(PFILE) do { \
2430 cpp_register_pragma (PFILE, 0, "long_calls", arm_pr_long_calls); \
2431 cpp_register_pragma (PFILE, 0, "no_long_calls", arm_pr_no_long_calls); \
2432 cpp_register_pragma (PFILE, 0, "long_calls_off", arm_pr_long_calls_off); \
2433 } while (0)
2434
2435 /* Condition code information. */
2436 /* Given a comparison code (EQ, NE, etc.) and the first operand of a COMPARE,
2437 return the mode to be used for the comparison. */
2438
2439 #define SELECT_CC_MODE(OP, X, Y) arm_select_cc_mode (OP, X, Y)
2440
2441 #define REVERSIBLE_CC_MODE(MODE) ((MODE) != CCFPEmode)
2442
2443 #define CANONICALIZE_COMPARISON(CODE, OP0, OP1) \
2444 do \
2445 { \
2446 if (GET_CODE (OP1) == CONST_INT \
2447 && ! (const_ok_for_arm (INTVAL (OP1)) \
2448 || (const_ok_for_arm (- INTVAL (OP1))))) \
2449 { \
2450 rtx const_op = OP1; \
2451 CODE = arm_canonicalize_comparison ((CODE), &const_op); \
2452 OP1 = const_op; \
2453 } \
2454 } \
2455 while (0)
2456
2457 #define STORE_FLAG_VALUE 1
2458
2459 \f
2460
2461 /* Gcc puts the pool in the wrong place for ARM, since we can only
2462 load addresses a limited distance around the pc. We do some
2463 special munging to move the constant pool values to the correct
2464 point in the code. */
2465 #define MACHINE_DEPENDENT_REORG(INSN) \
2466 arm_reorg (INSN); \
2467
2468 #undef ASM_APP_OFF
2469 #define ASM_APP_OFF (TARGET_THUMB ? "\t.code\t16\n" : "")
2470
2471 /* Output an internal label definition. */
2472 #ifndef ASM_OUTPUT_INTERNAL_LABEL
2473 #define ASM_OUTPUT_INTERNAL_LABEL(STREAM, PREFIX, NUM) \
2474 do \
2475 { \
2476 char * s = (char *) alloca (40 + strlen (PREFIX)); \
2477 \
2478 if (arm_ccfsm_state == 3 && arm_target_label == (NUM) \
2479 && !strcmp (PREFIX, "L")) \
2480 { \
2481 arm_ccfsm_state = 0; \
2482 arm_target_insn = NULL; \
2483 } \
2484 ASM_GENERATE_INTERNAL_LABEL (s, (PREFIX), (NUM)); \
2485 ASM_OUTPUT_LABEL (STREAM, s); \
2486 } \
2487 while (0)
2488 #endif
2489
2490 /* Output a push or a pop instruction (only used when profiling). */
2491 #define ASM_OUTPUT_REG_PUSH(STREAM, REGNO) \
2492 if (TARGET_ARM) \
2493 asm_fprintf (STREAM,"\tstmfd\t%r!,{%r}\n", \
2494 STACK_POINTER_REGNUM, REGNO); \
2495 else \
2496 asm_fprintf (STREAM, "\tpush {%r}\n", REGNO)
2497
2498
2499 #define ASM_OUTPUT_REG_POP(STREAM, REGNO) \
2500 if (TARGET_ARM) \
2501 asm_fprintf (STREAM, "\tldmfd\t%r!,{%r}\n", \
2502 STACK_POINTER_REGNUM, REGNO); \
2503 else \
2504 asm_fprintf (STREAM, "\tpop {%r}\n", REGNO)
2505
2506 /* This is how to output a label which precedes a jumptable. Since
2507 Thumb instructions are 2 bytes, we may need explicit alignment here. */
2508 #undef ASM_OUTPUT_CASE_LABEL
2509 #define ASM_OUTPUT_CASE_LABEL(FILE, PREFIX, NUM, JUMPTABLE) \
2510 do \
2511 { \
2512 if (TARGET_THUMB) \
2513 ASM_OUTPUT_ALIGN (FILE, 2); \
2514 ASM_OUTPUT_INTERNAL_LABEL (FILE, PREFIX, NUM); \
2515 } \
2516 while (0)
2517
2518 #define ARM_DECLARE_FUNCTION_NAME(STREAM, NAME, DECL) \
2519 do \
2520 { \
2521 if (TARGET_THUMB) \
2522 { \
2523 if (is_called_in_ARM_mode (DECL)) \
2524 fprintf (STREAM, "\t.code 32\n") ; \
2525 else \
2526 fprintf (STREAM, "\t.thumb_func\n") ; \
2527 } \
2528 if (TARGET_POKE_FUNCTION_NAME) \
2529 arm_poke_function_name (STREAM, (char *) NAME); \
2530 } \
2531 while (0)
2532
2533 /* For aliases of functions we use .thumb_set instead. */
2534 #define ASM_OUTPUT_DEF_FROM_DECLS(FILE, DECL1, DECL2) \
2535 do \
2536 { \
2537 const char *const LABEL1 = XSTR (XEXP (DECL_RTL (decl), 0), 0); \
2538 const char *const LABEL2 = IDENTIFIER_POINTER (DECL2); \
2539 \
2540 if (TARGET_THUMB && TREE_CODE (DECL1) == FUNCTION_DECL) \
2541 { \
2542 fprintf (FILE, "\t.thumb_set "); \
2543 assemble_name (FILE, LABEL1); \
2544 fprintf (FILE, ","); \
2545 assemble_name (FILE, LABEL2); \
2546 fprintf (FILE, "\n"); \
2547 } \
2548 else \
2549 ASM_OUTPUT_DEF (FILE, LABEL1, LABEL2); \
2550 } \
2551 while (0)
2552
2553 #ifdef HAVE_GAS_MAX_SKIP_P2ALIGN
2554 /* To support -falign-* switches we need to use .p2align so
2555 that alignment directives in code sections will be padded
2556 with no-op instructions, rather than zeroes. */
2557 #define ASM_OUTPUT_MAX_SKIP_ALIGN(FILE,LOG,MAX_SKIP) \
2558 if ((LOG) != 0) \
2559 { \
2560 if ((MAX_SKIP) == 0) \
2561 fprintf ((FILE), "\t.p2align %d\n", (LOG)); \
2562 else \
2563 fprintf ((FILE), "\t.p2align %d,,%d\n", \
2564 (LOG), (MAX_SKIP)); \
2565 }
2566 #endif
2567 \f
2568 /* Only perform branch elimination (by making instructions conditional) if
2569 we're optimising. Otherwise it's of no use anyway. */
2570 #define FINAL_PRESCAN_INSN(INSN, OPVEC, NOPERANDS) \
2571 if (TARGET_ARM && optimize) \
2572 arm_final_prescan_insn (INSN); \
2573 else if (TARGET_THUMB) \
2574 thumb_final_prescan_insn (INSN)
2575
2576 #define PRINT_OPERAND_PUNCT_VALID_P(CODE) \
2577 (CODE == '@' || CODE == '|' \
2578 || (TARGET_ARM && (CODE == '?')) \
2579 || (TARGET_THUMB && (CODE == '_')))
2580
2581 /* Output an operand of an instruction. */
2582 #define PRINT_OPERAND(STREAM, X, CODE) \
2583 arm_print_operand (STREAM, X, CODE)
2584
2585 #define ARM_SIGN_EXTEND(x) ((HOST_WIDE_INT) \
2586 (HOST_BITS_PER_WIDE_INT <= 32 ? (unsigned HOST_WIDE_INT) (x) \
2587 : ((((unsigned HOST_WIDE_INT)(x)) & (unsigned HOST_WIDE_INT) 0xffffffff) |\
2588 ((((unsigned HOST_WIDE_INT)(x)) & (unsigned HOST_WIDE_INT) 0x80000000) \
2589 ? ((~ (unsigned HOST_WIDE_INT) 0) \
2590 & ~ (unsigned HOST_WIDE_INT) 0xffffffff) \
2591 : 0))))
2592
2593 /* Output the address of an operand. */
2594 #define ARM_PRINT_OPERAND_ADDRESS(STREAM, X) \
2595 { \
2596 int is_minus = GET_CODE (X) == MINUS; \
2597 \
2598 if (GET_CODE (X) == REG) \
2599 asm_fprintf (STREAM, "[%r, #0]", REGNO (X)); \
2600 else if (GET_CODE (X) == PLUS || is_minus) \
2601 { \
2602 rtx base = XEXP (X, 0); \
2603 rtx index = XEXP (X, 1); \
2604 HOST_WIDE_INT offset = 0; \
2605 if (GET_CODE (base) != REG) \
2606 { \
2607 /* Ensure that BASE is a register */ \
2608 /* (one of them must be). */ \
2609 rtx temp = base; \
2610 base = index; \
2611 index = temp; \
2612 } \
2613 switch (GET_CODE (index)) \
2614 { \
2615 case CONST_INT: \
2616 offset = INTVAL (index); \
2617 if (is_minus) \
2618 offset = -offset; \
2619 asm_fprintf (STREAM, "[%r, #%d]", \
2620 REGNO (base), offset); \
2621 break; \
2622 \
2623 case REG: \
2624 asm_fprintf (STREAM, "[%r, %s%r]", \
2625 REGNO (base), is_minus ? "-" : "", \
2626 REGNO (index)); \
2627 break; \
2628 \
2629 case MULT: \
2630 case ASHIFTRT: \
2631 case LSHIFTRT: \
2632 case ASHIFT: \
2633 case ROTATERT: \
2634 { \
2635 asm_fprintf (STREAM, "[%r, %s%r", \
2636 REGNO (base), is_minus ? "-" : "", \
2637 REGNO (XEXP (index, 0))); \
2638 arm_print_operand (STREAM, index, 'S'); \
2639 fputs ("]", STREAM); \
2640 break; \
2641 } \
2642 \
2643 default: \
2644 abort(); \
2645 } \
2646 } \
2647 else if ( GET_CODE (X) == PRE_INC || GET_CODE (X) == POST_INC\
2648 || GET_CODE (X) == PRE_DEC || GET_CODE (X) == POST_DEC)\
2649 { \
2650 extern int output_memory_reference_mode; \
2651 \
2652 if (GET_CODE (XEXP (X, 0)) != REG) \
2653 abort (); \
2654 \
2655 if (GET_CODE (X) == PRE_DEC || GET_CODE (X) == PRE_INC) \
2656 asm_fprintf (STREAM, "[%r, #%s%d]!", \
2657 REGNO (XEXP (X, 0)), \
2658 GET_CODE (X) == PRE_DEC ? "-" : "", \
2659 GET_MODE_SIZE (output_memory_reference_mode));\
2660 else \
2661 asm_fprintf (STREAM, "[%r], #%s%d", \
2662 REGNO (XEXP (X, 0)), \
2663 GET_CODE (X) == POST_DEC ? "-" : "", \
2664 GET_MODE_SIZE (output_memory_reference_mode));\
2665 } \
2666 else output_addr_const (STREAM, X); \
2667 }
2668
2669 #define THUMB_PRINT_OPERAND_ADDRESS(STREAM, X) \
2670 { \
2671 if (GET_CODE (X) == REG) \
2672 asm_fprintf (STREAM, "[%r]", REGNO (X)); \
2673 else if (GET_CODE (X) == POST_INC) \
2674 asm_fprintf (STREAM, "%r!", REGNO (XEXP (X, 0))); \
2675 else if (GET_CODE (X) == PLUS) \
2676 { \
2677 if (GET_CODE (XEXP (X, 1)) == CONST_INT) \
2678 asm_fprintf (STREAM, "[%r, #%d]", \
2679 REGNO (XEXP (X, 0)), \
2680 (int) INTVAL (XEXP (X, 1))); \
2681 else \
2682 asm_fprintf (STREAM, "[%r, %r]", \
2683 REGNO (XEXP (X, 0)), \
2684 REGNO (XEXP (X, 1))); \
2685 } \
2686 else \
2687 output_addr_const (STREAM, X); \
2688 }
2689
2690 #define PRINT_OPERAND_ADDRESS(STREAM, X) \
2691 if (TARGET_ARM) \
2692 ARM_PRINT_OPERAND_ADDRESS (STREAM, X) \
2693 else \
2694 THUMB_PRINT_OPERAND_ADDRESS (STREAM, X)
2695
2696 /* Output code to add DELTA to the first argument, and then jump to FUNCTION.
2697 Used for C++ multiple inheritance. */
2698 #define ASM_OUTPUT_MI_THUNK(FILE, THUNK_FNDECL, DELTA, FUNCTION) \
2699 do \
2700 { \
2701 int mi_delta = (DELTA); \
2702 const char *const mi_op = mi_delta < 0 ? "sub" : "add"; \
2703 int shift = 0; \
2704 int this_regno = (aggregate_value_p (TREE_TYPE (TREE_TYPE (FUNCTION))) \
2705 ? 1 : 0); \
2706 if (mi_delta < 0) \
2707 mi_delta = - mi_delta; \
2708 while (mi_delta != 0) \
2709 { \
2710 if ((mi_delta & (3 << shift)) == 0) \
2711 shift += 2; \
2712 else \
2713 { \
2714 asm_fprintf (FILE, "\t%s\t%r, %r, #%d\n", \
2715 mi_op, this_regno, this_regno, \
2716 mi_delta & (0xff << shift)); \
2717 mi_delta &= ~(0xff << shift); \
2718 shift += 8; \
2719 } \
2720 } \
2721 fputs ("\tb\t", FILE); \
2722 assemble_name (FILE, XSTR (XEXP (DECL_RTL (FUNCTION), 0), 0)); \
2723 if (NEED_PLT_RELOC) \
2724 fputs ("(PLT)", FILE); \
2725 fputc ('\n', FILE); \
2726 } \
2727 while (0)
2728
2729 /* A C expression whose value is RTL representing the value of the return
2730 address for the frame COUNT steps up from the current frame. */
2731
2732 #define RETURN_ADDR_RTX(COUNT, FRAME) \
2733 arm_return_addr (COUNT, FRAME)
2734
2735 /* Mask of the bits in the PC that contain the real return address
2736 when running in 26-bit mode. */
2737 #define RETURN_ADDR_MASK26 (0x03fffffc)
2738
2739 /* Pick up the return address upon entry to a procedure. Used for
2740 dwarf2 unwind information. This also enables the table driven
2741 mechanism. */
2742 #define INCOMING_RETURN_ADDR_RTX gen_rtx_REG (Pmode, LR_REGNUM)
2743 #define DWARF_FRAME_RETURN_COLUMN DWARF_FRAME_REGNUM (LR_REGNUM)
2744
2745 /* Used to mask out junk bits from the return address, such as
2746 processor state, interrupt status, condition codes and the like. */
2747 #define MASK_RETURN_ADDR \
2748 /* If we are generating code for an ARM2/ARM3 machine or for an ARM6 \
2749 in 26 bit mode, the condition codes must be masked out of the \
2750 return address. This does not apply to ARM6 and later processors \
2751 when running in 32 bit mode. */ \
2752 ((!TARGET_APCS_32) ? (GEN_INT (RETURN_ADDR_MASK26)) \
2753 : (GEN_INT ((unsigned long)0xffffffff)))
2754
2755 \f
2756 /* Define the codes that are matched by predicates in arm.c */
2757 #define PREDICATE_CODES \
2758 {"s_register_operand", {SUBREG, REG}}, \
2759 {"arm_hard_register_operand", {REG}}, \
2760 {"f_register_operand", {SUBREG, REG}}, \
2761 {"arm_add_operand", {SUBREG, REG, CONST_INT}}, \
2762 {"fpu_add_operand", {SUBREG, REG, CONST_DOUBLE}}, \
2763 {"fpu_rhs_operand", {SUBREG, REG, CONST_DOUBLE}}, \
2764 {"arm_rhs_operand", {SUBREG, REG, CONST_INT}}, \
2765 {"arm_not_operand", {SUBREG, REG, CONST_INT}}, \
2766 {"reg_or_int_operand", {SUBREG, REG, CONST_INT}}, \
2767 {"index_operand", {SUBREG, REG, CONST_INT}}, \
2768 {"thumb_cmp_operand", {SUBREG, REG, CONST_INT}}, \
2769 {"offsettable_memory_operand", {MEM}}, \
2770 {"bad_signed_byte_operand", {MEM}}, \
2771 {"alignable_memory_operand", {MEM}}, \
2772 {"shiftable_operator", {PLUS, MINUS, AND, IOR, XOR}}, \
2773 {"minmax_operator", {SMIN, SMAX, UMIN, UMAX}}, \
2774 {"shift_operator", {ASHIFT, ASHIFTRT, LSHIFTRT, ROTATERT, MULT}}, \
2775 {"di_operand", {SUBREG, REG, CONST_INT, CONST_DOUBLE, MEM}}, \
2776 {"nonimmediate_di_operand", {SUBREG, REG, MEM}}, \
2777 {"soft_df_operand", {SUBREG, REG, CONST_DOUBLE, MEM}}, \
2778 {"nonimmediate_soft_df_operand", {SUBREG, REG, MEM}}, \
2779 {"load_multiple_operation", {PARALLEL}}, \
2780 {"store_multiple_operation", {PARALLEL}}, \
2781 {"equality_operator", {EQ, NE}}, \
2782 {"arm_comparison_operator", {EQ, NE, LE, LT, GE, GT, GEU, GTU, LEU, \
2783 LTU, UNORDERED, ORDERED, UNLT, UNLE, \
2784 UNGE, UNGT}}, \
2785 {"arm_rhsm_operand", {SUBREG, REG, CONST_INT, MEM}}, \
2786 {"const_shift_operand", {CONST_INT}}, \
2787 {"multi_register_push", {PARALLEL}}, \
2788 {"cc_register", {REG}}, \
2789 {"logical_binary_operator", {AND, IOR, XOR}}, \
2790 {"dominant_cc_register", {REG}},
2791
2792 /* Define this if you have special predicates that know special things
2793 about modes. Genrecog will warn about certain forms of
2794 match_operand without a mode; if the operand predicate is listed in
2795 SPECIAL_MODE_PREDICATES, the warning will be suppressed. */
2796 #define SPECIAL_MODE_PREDICATES \
2797 "cc_register", "dominant_cc_register",
2798
2799 enum arm_builtins
2800 {
2801 ARM_BUILTIN_CLZ,
2802 ARM_BUILTIN_MAX
2803 };
2804 #endif /* ! GCC_ARM_H */
Mirror of the offical gcc git repository hosted at gcc.gnu.org