| blob | 28133ff3ba9cbd6e9ff9ab3e543876daa25c36d5 |
1 /* Optimize by combining instructions for GNU compiler.
2 Copyright (C) 1987-2017 Free Software Foundation, Inc.
4 This file is part of GCC.
6 GCC is free software; you can redistribute it and/or modify it under
7 the terms of the GNU General Public License as published by the Free
8 Software Foundation; either version 3, or (at your option) any later
9 version.
11 GCC is distributed in the hope that it will be useful, but WITHOUT ANY
12 WARRANTY; without even the implied warranty of MERCHANTABILITY or
13 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
14 for more details.
16 You should have received a copy of the GNU General Public License
17 along with GCC; see the file COPYING3. If not see
18 <http://www.gnu.org/licenses/>. */
20 /* This module is essentially the "combiner" phase of the U. of Arizona
21 Portable Optimizer, but redone to work on our list-structured
22 representation for RTL instead of their string representation.
24 The LOG_LINKS of each insn identify the most recent assignment
25 to each REG used in the insn. It is a list of previous insns,
26 each of which contains a SET for a REG that is used in this insn
27 and not used or set in between. LOG_LINKs never cross basic blocks.
28 They were set up by the preceding pass (lifetime analysis).
30 We try to combine each pair of insns joined by a logical link.
31 We also try to combine triplets of insns A, B and C when C has
32 a link back to B and B has a link back to A. Likewise for a
33 small number of quadruplets of insns A, B, C and D for which
34 there's high likelihood of success.
36 LOG_LINKS does not have links for use of the CC0. They don't
37 need to, because the insn that sets the CC0 is always immediately
38 before the insn that tests it. So we always regard a branch
39 insn as having a logical link to the preceding insn. The same is true
40 for an insn explicitly using CC0.
42 We check (with use_crosses_set_p) to avoid combining in such a way
43 as to move a computation to a place where its value would be different.
45 Combination is done by mathematically substituting the previous
46 insn(s) values for the regs they set into the expressions in
47 the later insns that refer to these regs. If the result is a valid insn
48 for our target machine, according to the machine description,
49 we install it, delete the earlier insns, and update the data flow
50 information (LOG_LINKS and REG_NOTES) for what we did.
52 There are a few exceptions where the dataflow information isn't
53 completely updated (however this is only a local issue since it is
54 regenerated before the next pass that uses it):
56 - reg_live_length is not updated
57 - reg_n_refs is not adjusted in the rare case when a register is
58 no longer required in a computation
59 - there are extremely rare cases (see distribute_notes) when a
60 REG_DEAD note is lost
61 - a LOG_LINKS entry that refers to an insn with multiple SETs may be
62 removed because there is no way to know which register it was
63 linking
65 To simplify substitution, we combine only when the earlier insn(s)
66 consist of only a single assignment. To simplify updating afterward,
67 we never combine when a subroutine call appears in the middle.
69 Since we do not represent assignments to CC0 explicitly except when that
70 is all an insn does, there is no LOG_LINKS entry in an insn that uses
71 the condition code for the insn that set the condition code.
72 Fortunately, these two insns must be consecutive.
73 Therefore, every JUMP_INSN is taken to have an implicit logical link
74 to the preceding insn. This is not quite right, since non-jumps can
75 also use the condition code; but in practice such insns would not
76 combine anyway. */
98 /* Include expr.h after insn-config.h so we get HAVE_conditional_move. */
108 /* Number of attempts to combine instructions in this function. */
112 /* Number of attempts that got as far as substitution in this function. */
116 /* Number of instructions combined with added SETs in this function. */
120 /* Number of instructions combined in this function. */
124 /* Totals over entire compilation. */
128 /* combine_instructions may try to replace the right hand side of the
129 second instruction with the value of an associated REG_EQUAL note
130 before throwing it at try_combine. That is problematic when there
131 is a REG_DEAD note for a register used in the old right hand side
132 and can cause distribute_notes to do wrong things. This is the
133 second instruction if it has been so modified, null otherwise. */
137 /* When I2MOD is nonnull, this is a copy of the old right hand side. */
141 /* When I2MOD is nonnull, this is a copy of the new right hand side. */
144 \f
146 /* Record last point of death of (hard or pseudo) register n. */
149 /* Record last point of modification of (hard or pseudo) register n. */
152 /* The next group of fields allows the recording of the last value assigned
153 to (hard or pseudo) register n. We use this information to see if an
154 operation being processed is redundant given a prior operation performed
155 on the register. For example, an `and' with a constant is redundant if
156 all the zero bits are already known to be turned off.
158 We use an approach similar to that used by cse, but change it in the
159 following ways:
161 (1) We do not want to reinitialize at each label.
162 (2) It is useful, but not critical, to know the actual value assigned
163 to a register. Often just its form is helpful.
165 Therefore, we maintain the following fields:
167 last_set_value the last value assigned
168 last_set_label records the value of label_tick when the
169 register was assigned
170 last_set_table_tick records the value of label_tick when a
171 value using the register is assigned
172 last_set_invalid set to nonzero when it is not valid
173 to use the value of this register in some
174 register's value
176 To understand the usage of these tables, it is important to understand
177 the distinction between the value in last_set_value being valid and
178 the register being validly contained in some other expression in the
179 table.
181 (The next two parameters are out of date).
183 reg_stat[i].last_set_value is valid if it is nonzero, and either
184 reg_n_sets[i] is 1 or reg_stat[i].last_set_label == label_tick.
186 Register I may validly appear in any expression returned for the value
187 of another register if reg_n_sets[i] is 1. It may also appear in the
188 value for register J if reg_stat[j].last_set_invalid is zero, or
189 reg_stat[i].last_set_label < reg_stat[j].last_set_label.
191 If an expression is found in the table containing a register which may
192 not validly appear in an expression, the register is replaced by
193 something that won't match, (clobber (const_int 0)). */
195 /* Record last value assigned to (hard or pseudo) register n. */
197 rtx last_set_value;
199 /* Record the value of label_tick when an expression involving register n
200 is placed in last_set_value. */
204 /* Record the value of label_tick when the value for register n is placed in
205 last_set_value. */
209 /* These fields are maintained in parallel with last_set_value and are
210 used to store the mode in which the register was last set, the bits
211 that were known to be zero when it was last set, and the number of
212 sign bits copies it was known to have when it was last set. */
218 /* Set nonzero if references to register n in expressions should not be
219 used. last_set_invalid is set nonzero when this register is being
220 assigned to and last_set_table_tick == label_tick. */
224 /* Some registers that are set more than once and used in more than one
225 basic block are nevertheless always set in similar ways. For example,
226 a QImode register may be loaded from memory in two places on a machine
227 where byte loads zero extend.
229 We record in the following fields if a register has some leading bits
230 that are always equal to the sign bit, and what we know about the
231 nonzero bits of a register, specifically which bits are known to be
232 zero.
234 If an entry is zero, it means that we don't know anything special. */
240 /* Record the value of the label_tick when the last truncation
241 happened. The field truncated_to_mode is only valid if
242 truncation_label == label_tick. */
246 /* Record the last truncation seen for this register. If truncation
247 is not a nop to this mode we might be able to save an explicit
248 truncation if we know that value already contains a truncated
249 value. */
252 };
257 /* One plus the highest pseudo for which we track REG_N_SETS.
258 regstat_init_n_sets_and_refs allocates the array for REG_N_SETS just once,
259 but during combine_split_insns new pseudos can be created. As we don't have
260 updated DF information in that case, it is hard to initialize the array
261 after growing. The combiner only cares about REG_N_SETS (regno) == 1,
262 so instead of growing the arrays, just assume all newly created pseudos
263 during combine might be set multiple times. */
267 /* Record the luid of the last insn that invalidated memory
268 (anything that writes memory, and subroutine calls, but not pushes). */
272 /* Record the luid of the last CALL_INSN
273 so we can tell whether a potential combination crosses any calls. */
277 /* When `subst' is called, this is the insn that is being modified
278 (by combining in a previous insn). The PATTERN of this insn
279 is still the old pattern partially modified and it should not be
280 looked at, but this may be used to examine the successors of the insn
281 to judge whether a simplification is valid. */
285 /* This is the lowest LUID that `subst' is currently dealing with.
286 get_last_value will not return a value if the register was set at or
287 after this LUID. If not for this mechanism, we could get confused if
288 I2 or I1 in try_combine were an insn that used the old value of a register
289 to obtain a new value. In that case, we might erroneously get the
290 new value of the register when we wanted the old one. */
294 /* This contains any hard registers that are used in newpat; reg_dead_at_p
295 must consider all these registers to be always live. */
299 /* This is an insn to which a LOG_LINKS entry has been added. If this
300 insn is the earlier than I2 or I3, combine should rescan starting at
301 that location. */
305 /* Basic block in which we are performing combines. */
309 \f
310 /* Length of the currently allocated uid_insn_cost array. */
314 /* The following array records the insn_rtx_cost for every insn
315 in the instruction stream. */
319 /* The following array records the LOG_LINKS for every insn in the
320 instruction stream as struct insn_link pointers. */
326 };
332 {
336 }
338 #define INSN_COST(INSN) (uid_insn_cost[insn_uid_check (INSN)])
339 #define LOG_LINKS(INSN) (uid_log_links[insn_uid_check (INSN)])
341 #define FOR_EACH_LOG_LINK(L, INSN) \
342 for ((L) = LOG_LINKS (INSN); (L); (L) = (L)->next)
344 /* Links for LOG_LINKS are allocated from this obstack. */
348 /* Allocate a link. */
352 {
360 }
362 /* Incremented for each basic block. */
366 /* Reset to label_tick for each extended basic block in scanning order. */
370 /* Mode used to compute significance in reg_stat[].nonzero_bits. It is the
371 largest integer mode that can fit in HOST_BITS_PER_WIDE_INT. */
375 /* Nonzero when reg_stat[].nonzero_bits and reg_stat[].sign_bit_copies can
376 be safely used. It is zero while computing them and after combine has
377 completed. This former test prevents propagating values based on
378 previously set values, which can be incorrect if a variable is modified
379 in a loop. */
383 \f
384 /* Record one modification to rtl structure
385 to be undone by storing old_contents into *where. */
389 struct undo
390 {
395 };
397 /* Record a bunch of changes to be undone, up to MAX_UNDO of them.
398 num_undo says how many are currently recorded.
400 other_insn is nonzero if we have modified some other insn in the process
401 of working on subst_insn. It must be verified too. */
403 struct undobuf
404 {
408 };
412 /* Number of times the pseudo being substituted for
413 was found and replaced. */
418 machine_mode,
422 machine_mode,
494 \f
496 /* It is not safe to use ordinary gen_lowpart in combine.
497 See comments in gen_lowpart_for_combine. */
498 #undef RTL_HOOKS_GEN_LOWPART
499 #define RTL_HOOKS_GEN_LOWPART gen_lowpart_for_combine
501 /* Our implementation of gen_lowpart never emits a new pseudo. */
502 #undef RTL_HOOKS_GEN_LOWPART_NO_EMIT
503 #define RTL_HOOKS_GEN_LOWPART_NO_EMIT gen_lowpart_for_combine
505 #undef RTL_HOOKS_REG_NONZERO_REG_BITS
506 #define RTL_HOOKS_REG_NONZERO_REG_BITS reg_nonzero_bits_for_combine
508 #undef RTL_HOOKS_REG_NUM_SIGN_BIT_COPIES
509 #define RTL_HOOKS_REG_NUM_SIGN_BIT_COPIES reg_num_sign_bit_copies_for_combine
511 #undef RTL_HOOKS_REG_TRUNCATED_TO_MODE
512 #define RTL_HOOKS_REG_TRUNCATED_TO_MODE reg_truncated_to_mode
516 \f
517 /* Convenience wrapper for the canonicalize_comparison target hook.
518 Target hooks cannot use enum rtx_code. */
522 {
526 }
528 /* Try to split PATTERN found in INSN. This returns NULL_RTX if
529 PATTERN can not be split. Otherwise, it returns an insn sequence.
530 This is a wrapper around split_insns which ensures that the
531 reg_stat vector is made larger if the splitter creates a new
532 register. */
536 {
545 }
547 /* This is used by find_single_use to locate an rtx in LOC that
548 contains exactly one use of DEST, which is typically either a REG
549 or CC0. It returns a pointer to the innermost rtx expression
550 containing DEST. Appearances of DEST that are being used to
551 totally replace it are not counted. */
555 {
564 {
568 CASE_CONST_ANY:
573 /* If the destination is anything other than CC0, PC, a REG or a SUBREG
574 of a REG that occupies all of the REG, the insn uses DEST if
575 it is mentioned in the destination or the source. Otherwise, we
576 need just check the source. */
596 }
598 /* If it wasn't one of the common cases above, check each expression and
599 vector of this code. Look for a unique usage of DEST. */
603 {
605 {
610 else
616 /* Duplicate usage. */
618 }
620 {
624 {
630 else
637 }
638 }
639 }
642 }
645 /* See if DEST, produced in INSN, is used only a single time in the
646 sequel. If so, return a pointer to the innermost rtx expression in which
647 it is used.
649 If PLOC is nonzero, *PLOC is set to the insn containing the single use.
651 If DEST is cc0_rtx, we look only at the next insn. In that case, we don't
652 care about REG_DEAD notes or LOG_LINKS.
654 Otherwise, we find the single use by finding an insn that has a
655 LOG_LINKS pointing at INSN and has a REG_DEAD note for DEST. If DEST is
656 only referenced once in that insn, we know that it must be the first
657 and last insn referencing DEST. */
661 {
662 basic_block bb;
668 {
678 }
688 {
694 {
699 }
700 }
703 }
704 \f
705 /* Substitute NEWVAL, an rtx expression, into INTO, a place in some
706 insn. The substitution can be undone by undo_all. If INTO is already
707 set to NEWVAL, do not record this change. Because computing NEWVAL might
708 also call SUBST, we have to compute it before we put anything into
709 the undo table. */
711 static void
713 {
720 /* We'd like to catch as many invalid transformations here as
721 possible. Unfortunately, there are way too many mode changes
722 that are perfectly valid, so we'd waste too much effort for
723 little gain doing the checks here. Focus on catching invalid
724 transformations involving integer constants. */
727 {
728 /* Sanity check that we're replacing oldval with a CONST_INT
729 that is a valid sign-extension for the original mode. */
733 /* Replacing the operand of a SUBREG or a ZERO_EXTEND with a
734 CONST_INT is not valid, because after the replacement, the
735 original mode would be gone. Unfortunately, we can't tell
736 when do_SUBST is called to replace the operand thereof, so we
737 perform this test on oldval instead, checking whether an
738 invalid replacement took place before we got here. */
743 }
747 else
756 }
758 #define SUBST(INTO, NEWVAL) do_SUBST (&(INTO), (NEWVAL))
760 /* Similar to SUBST, but NEWVAL is an int expression. Note that substitution
761 for the value of a HOST_WIDE_INT value (including CONST_INT) is
762 not safe. */
764 static void
766 {
775 else
784 }
786 #define SUBST_INT(INTO, NEWVAL) do_SUBST_INT (&(INTO), (NEWVAL))
788 /* Similar to SUBST, but just substitute the mode. This is used when
789 changing the mode of a pseudo-register, so that any other
790 references to the entry in the regno_reg_rtx array will change as
791 well. */
793 static void
795 {
804 else
813 }
815 #define SUBST_MODE(INTO, NEWVAL) do_SUBST_MODE (&(INTO), (NEWVAL))
817 /* Similar to SUBST, but NEWVAL is a LOG_LINKS expression. */
819 static void
821 {
830 else
839 }
841 #define SUBST_LINK(oldval, newval) do_SUBST_LINK (&oldval, newval)
842 \f
843 /* Subroutine of try_combine. Determine whether the replacement patterns
844 NEWPAT, NEWI2PAT and NEWOTHERPAT are cheaper according to insn_rtx_cost
845 than the original sequence I0, I1, I2, I3 and undobuf.other_insn. Note
846 that I0, I1 and/or NEWI2PAT may be NULL_RTX. Similarly, NEWOTHERPAT and
847 undobuf.other_insn may also both be NULL_RTX. Return false if the cost
848 of all the instructions can be estimated and the replacements are more
849 expensive than the original sequence. */
851 static bool
854 {
859 /* Lookup the original insn_rtx_costs. */
864 {
867 {
871 }
872 else
873 {
877 }
878 }
879 else
880 {
883 }
885 /* If we have split a PARALLEL I2 to I1,I2, we have counted its cost twice;
886 correct that. */
891 /* Calculate the replacement insn_rtx_costs. */
894 {
898 }
899 else
900 {
903 }
906 {
912 {
915 }
916 else
918 }
920 /* Disallow this combination if both new_cost and old_cost are greater than
921 zero, and new_cost is greater than old cost. */
925 {
944 else
946 }
951 /* Update the uid_insn_cost array with the replacement costs. */
955 {
959 }
962 }
965 /* Delete any insns that copy a register to itself. */
967 static void
969 {
971 basic_block bb;
974 {
976 {
979 {
984 }
985 }
986 }
987 }
989 \f
990 /* Return false if we do not want to (or cannot) combine DEF. */
991 static bool
993 {
994 /* Do not consider if it is pre/post modification in MEM. */
1000 /* Do not combine frame pointer adjustments. */
1003 || (!HARD_FRAME_POINTER_IS_FRAME_POINTER
1011 }
1013 /* Return false if we do not want to (or cannot) combine USE. */
1014 static bool
1016 {
1017 /* Do not consider the usage of the stack pointer by function call. */
1022 }
1024 /* Fill in log links field for all insns. */
1026 static void
1028 {
1029 basic_block bb;
1036 /* Pass through each block from the end, recording the uses of each
1037 register and establishing log links when def is encountered.
1038 Note that we do not clear next_use array in order to save time,
1039 so we have to test whether the use is in the same basic block as def.
1041 There are a few cases below when we do not consider the definition or
1042 usage -- these are taken from original flow.c did. Don't ask me why it is
1043 done this way; I don't know and if it works, I don't want to know. */
1046 {
1048 {
1052 /* Log links are created only once. */
1056 {
1072 /* flow.c claimed:
1074 We don't build a LOG_LINK for hard registers contained
1075 in ASM_OPERANDs. If these registers get replaced,
1076 we might wind up changing the semantics of the insn,
1077 even if reload can make what appear to be valid
1078 assignments later. */
1083 /* Don't add duplicate links between instructions. */
1092 }
1097 }
1098 }
1101 }
1103 /* Walk the LOG_LINKS of insn B to see if we find a reference to A. Return
1104 true if we found a LOG_LINK that proves that A feeds B. This only works
1105 if there are no instructions between A and B which could have a link
1106 depending on A, since in that case we would not record a link for B.
1107 We also check the implicit dependency created by a cc0 setter/user
1108 pair. */
1110 static bool
1112 {
1120 }
1121 \f
1122 /* Main entry point for combiner. F is the first insn of the function.
1123 NREGS is the first unused pseudo-reg number.
1125 Return nonzero if the combiner has turned an indirect jump
1126 instruction into a direct jump. */
1127 static int
1129 {
1134 basic_block last_bb;
1154 /* Allocate array for insn info. */
1162 /* Don't use reg_stat[].nonzero_bits when computing it. This can cause
1163 problems when, for example, we have j <<= 1 in a loop. */
1168 /* Scan all SETs and see if we can deduce anything about what
1169 bits are known to be zero for some registers and how many copies
1170 of the sign bit are known to exist for those registers.
1172 Also set any known values so that we can use it while searching
1173 for what bits are known to be set. */
1176 /* Allow the entry block and the first block to fall into the same EBB.
1177 Conceptually the incoming promotions are assigned to the entry block. */
1182 {
1187 label_tick++;
1195 {
1196 rtx links;
1202 insn);
1209 insn);
1211 /* Record the current insn_rtx_cost of this instruction. */
1214 optimize_this_for_speed_p);
1218 }
1219 }
1223 /* Now scan all the insns in forward order. */
1231 {
1237 label_tick++;
1247 {
1261 /* See if we know about function return values before this
1262 insn based upon SUBREG flags. */
1265 /* See if we can find hardregs and subreg of pseudos in
1266 narrower modes. This could help turning TRUNCATEs
1267 into SUBREGs. */
1270 /* Try this insn with each insn it links back to. */
1276 {
1279 }
1281 /* Try each sequence of three linked insns ending with this one. */
1285 {
1288 /* If the linked insn has been replaced by a note, then there
1289 is no point in pursuing this chain any further. */
1297 {
1300 }
1301 }
1303 /* Try to combine a jump insn that uses CC0
1304 with a preceding insn that sets CC0, and maybe with its
1305 logical predecessor as well.
1306 This is how we make decrement-and-branch insns.
1307 We need this special code because data flow connections
1308 via CC0 do not get entered in LOG_LINKS. */
1315 {
1326 }
1328 /* Do the same for an insn that explicitly references CC0. */
1335 {
1346 }
1348 /* Finally, see if any of the insns that this insn links to
1349 explicitly references CC0. If so, try this insn, that insn,
1350 and its predecessor if it sets CC0. */
1352 {
1364 }
1366 /* Try combining an insn with two different insns whose results it
1367 uses. */
1377 {
1380 }
1382 /* Try four-instruction combinations. */
1385 {
1389 /* If the linked insn has been replaced by a note, then there
1390 is no point in pursuing this chain any further. */
1395 {
1399 /* I0 -> I1 -> I2 -> I3. */
1405 {
1408 }
1409 /* I0, I1 -> I2, I2 -> I3. */
1416 {
1419 }
1420 }
1423 {
1427 /* I0 -> I2; I1, I2 -> I3. */
1433 {
1436 }
1437 /* I0 -> I1; I1, I2 -> I3. */
1443 {
1446 }
1447 }
1448 }
1450 /* Try this insn with each REG_EQUAL note it links back to. */
1452 {
1458 /* Avoid using a register that may already been marked
1459 dead by an earlier instruction. */
1467 {
1468 /* Temporarily replace the set's source with the
1469 contents of the REG_EQUAL note. The insn will
1470 be deleted or recognized by try_combine. */
1481 last_combined_insn);
1484 {
1487 }
1490 }
1491 }
1496 retry:
1497 ;
1498 }
1499 }
1506 /* Clean up. */
1512 {
1515 {
1518 }
1520 }
1530 /* Make recognizer allow volatile MEMs again. */
1534 }
1536 /* Wipe the last_xxx fields of reg_stat in preparation for another pass. */
1538 static void
1540 {
1546 }
1547 \f
1548 /* Set up any promoted values for incoming argument registers. */
1550 static void
1552 {
1553 tree arg;
1558 {
1563 /* Only continue if the incoming argument is in a register. */
1567 /* Determine, if possible, whether all call sites of the current
1568 function lie within the current compilation unit. (This does
1569 take into account the exporting of a function via taking its
1570 address, and so forth.) */
1573 /* The mode and signedness of the argument before any promotions happen
1574 (equal to the mode of the pseudo holding it at that stage). */
1578 /* The mode and signedness of the argument after any source language and
1579 TARGET_PROMOTE_PROTOTYPES-driven promotions. */
1583 /* The mode and signedness of the argument as it is actually passed,
1584 see assign_parm_setup_reg in function.c. */
1588 /* The mode of the register in which the argument is being passed. */
1591 /* Eliminate sign extensions in the callee when:
1592 (a) A mode promotion has occurred; */
1595 /* (b) The mode of the register is the same as the mode of
1596 the argument as it is passed; */
1599 /* (c) There's no language level extension; */
1601 ;
1602 /* (c.1) All callers are from the current compilation unit. If that's
1603 the case we don't have to rely on an ABI, we only have to know
1604 what we're generating right now, and we know that we will do the
1605 mode1 to mode2 promotion with the given sign. */
1608 /* (c.2) The combination of the two promotions is useful. This is
1609 true when the signs match, or if the first promotion is unsigned.
1610 In the later case, (sign_extend (zero_extend x)) is the same as
1611 (zero_extend (zero_extend x)), so make sure to force UNS3 true. */
1617 /* Record that the value was promoted from mode1 to mode3,
1618 so that any sign extension at the head of the current
1619 function may be eliminated. */
1623 }
1624 }
1626 /* If MODE has a precision lower than PREC and SRC is a non-negative constant
1627 that would appear negative in MODE, sign-extend SRC for use in nonzero_bits
1628 because some machines (maybe most) will actually do the sign-extension and
1629 this is the conservative approach.
1631 ??? For 2.5, try to tighten up the MD files in this regard instead of this
1632 kludge. */
1634 static rtx
1636 {
1644 }
1646 /* Update RSP for pseudo-register X from INSN's REG_EQUAL note (if one exists)
1647 and SET. */
1649 static void
1651 rtx x)
1652 {
1662 {
1666 }
1668 /* Don't call nonzero_bits if it cannot change anything. */
1670 {
1675 }
1677 /* Don't call num_sign_bit_copies if it cannot change anything. */
1679 {
1682 {
1686 }
1689 }
1690 }
1692 /* Called via note_stores. If X is a pseudo that is narrower than
1693 HOST_BITS_PER_WIDE_INT and is being set, record what bits are known zero.
1695 If we are setting only a portion of X and we can't figure out what
1696 portion, assume all bits will be used since we don't know what will
1697 be happening.
1699 Similarly, set how many bits of X are known to be copies of the sign bit
1700 at all locations in the function. This is the smallest number implied
1701 by any set of X. */
1703 static void
1705 {
1710 /* If this register is undefined at the start of the file, we can't
1711 say what its contents were. */
1712 && ! REGNO_REG_SET_P
1715 {
1719 {
1723 }
1725 /* If this register is being initialized using itself, and the
1726 register is uninitialized in this basic block, and there are
1727 no LOG_LINKS which set the register, then part of the
1728 register is uninitialized. In that case we can't assume
1729 anything about the number of nonzero bits.
1731 ??? We could do better if we checked this in
1732 reg_{nonzero_bits,num_sign_bit_copies}_for_combine. Then we
1733 could avoid making assumptions about the insn which initially
1734 sets the register, while still using the information in other
1735 insns. We would have to be careful to check every insn
1736 involved in the combination. */
1742 {
1749 {
1753 }
1754 }
1756 /* If this is a complex assignment, see if we can convert it into a
1757 simple assignment. */
1760 /* If this is a simple assignment, or we have a paradoxical SUBREG,
1761 set what we know about X. */
1767 else
1768 {
1771 }
1772 }
1773 }
1774 \f
1775 /* See if INSN can be combined into I3. PRED, PRED2, SUCC and SUCC2 are
1776 optionally insns that were previously combined into I3 or that will be
1777 combined into the merger of INSN and I3. The order is PRED, PRED2,
1778 INSN, SUCC, SUCC2, I3.
1780 Return 0 if the combination is not allowed for any reason.
1782 If the combination is allowed, *PDEST will be set to the single
1783 destination of INSN and *PSRC to the single source, and this function
1784 will return 1. */
1786 static int
1790 {
1795 rtx link;
1800 {
1802 {
1807 }
1812 }
1816 /* Can combine only if previous insn is a SET of a REG, a SUBREG or CC0.
1817 or a PARALLEL consisting of such a SET and CLOBBERs.
1819 If INSN has CLOBBER parallel parts, ignore them for our processing.
1820 By definition, these happen during the execution of the insn. When it
1821 is merged with another insn, all bets are off. If they are, in fact,
1822 needed and aren't also supplied in I3, they may be added by
1823 recog_for_combine. Otherwise, it won't match.
1825 We can also ignore a SET whose SET_DEST is mentioned in a REG_UNUSED
1826 note.
1828 Get the source and destination of INSN. If more than one, can't
1829 combine. */
1835 {
1837 {
1841 {
1842 /* This is important to combine floating point insns
1843 for the SH4 port. */
1845 /* Combining an isolated USE doesn't make sense.
1846 We depend here on combinable_i3pat to reject them. */
1847 /* The code below this loop only verifies that the inputs of
1848 the SET in INSN do not change. We call reg_set_between_p
1849 to verify that the REG in the USE does not change between
1850 I3 and INSN.
1851 If the USE in INSN was for a pseudo register, the matching
1852 insn pattern will likely match any register; combining this
1853 with any other USE would only be safe if we knew that the
1854 used registers have identical values, or if there was
1855 something to tell them apart, e.g. different modes. For
1856 now, we forgo such complicated tests and simply disallow
1857 combining of USES of pseudo registers with any other USE. */
1860 {
1865 do
1866 {
1876 }
1878 }
1881 /* We can ignore CLOBBERs. */
1886 /* Ignore SETs whose result isn't used but not those that
1887 have side-effects. */
1893 /* If we have already found a SET, this is a second one and
1894 so we cannot combine with this insn. */
1902 /* Anything else means we can't combine. */
1904 }
1905 }
1908 /* If SET_SRC is an ASM_OPERANDS we can't throw away these CLOBBERs,
1909 so don't do anything with it. */
1912 }
1913 else
1919 /* The simplification in expand_field_assignment may call back to
1920 get_last_value, so set safe guard here. */
1926 /* Do not eliminate user-specified register if it is in an
1927 asm input because we may break the register asm usage defined
1928 in GCC manual if allow to do so.
1929 Be aware that this may cover more cases than we expect but this
1930 should be harmless. */
1935 /* Don't eliminate a store in the stack pointer. */
1937 /* Don't combine with an insn that sets a register to itself if it has
1938 a REG_EQUAL note. This may be part of a LIBCALL sequence. */
1940 /* Can't merge an ASM_OPERANDS. */
1942 /* Can't merge a function call. */
1944 /* Don't eliminate a function call argument. */
1950 /* Don't substitute into an incremented register. */
1954 /* Don't substitute into a non-local goto, this confuses CFG. */
1956 /* Make sure that DEST is not used after SUCC but before I3. */
1957 || (!all_adjacent
1958 && ((succ2
1962 /* Make sure that the value that is to be substituted for the register
1963 does not use any registers whose values alter in between. However,
1964 If the insns are adjacent, a use can't cross a set even though we
1965 think it might (this can happen for a sequence of insns each setting
1966 the same destination; last_set of that register might point to
1967 a NOTE). If INSN has a REG_EQUIV note, the register is always
1968 equivalent to the memory so the substitution is valid even if there
1969 are intervening stores. Also, don't move a volatile asm or
1970 UNSPEC_VOLATILE across any other insns. */
1971 || (! all_adjacent
1977 /* Don't combine across a CALL_INSN, because that would possibly
1978 change whether the life span of some REGs crosses calls or not,
1979 and it is a pain to update that information.
1980 Exception: if source is a constant, moving it later can't hurt.
1981 Accept that as a special case. */
1985 /* DEST must either be a REG or CC0. */
1987 {
1988 /* If register alignment is being enforced for multi-word items in all
1989 cases except for parameters, it is possible to have a register copy
1990 insn referencing a hard register that is not allowed to contain the
1991 mode being copied and which would not be valid as an operand of most
1992 insns. Eliminate this problem by not combining with such an insn.
1994 Also, on some machines we don't want to extend the life of a hard
1995 register. */
2000 /* Don't extend the life of a hard register unless it is
2001 user variable (if we have few registers) or it can't
2002 fit into the desired register (meaning something special
2003 is going on).
2004 Also avoid substituting a return register into I3, because
2005 reload can't handle a conflict with constraints of other
2006 inputs. */
2010 }
2018 {
2021 /* If the clobber represents an earlyclobber operand, we must not
2022 substitute an expression containing the clobbered register.
2023 As we do not analyze the constraint strings here, we have to
2024 make the conservative assumption. However, if the register is
2025 a fixed hard reg, the clobber cannot represent any operand;
2026 we leave it up to the machine description to either accept or
2027 reject use-and-clobber patterns. */
2033 }
2035 /* If INSN contains anything volatile, or is an `asm' (whether volatile
2036 or not), reject, unless nothing volatile comes between it and I3 */
2039 {
2040 /* Make sure neither succ nor succ2 contains a volatile reference. */
2045 /* We'll check insns between INSN and I3 below. */
2046 }
2048 /* If INSN is an asm, and DEST is a hard register, reject, since it has
2049 to be an explicit register variable, and was chosen for a reason. */
2055 /* If INSN contains volatile references (specifically volatile MEMs),
2056 we cannot combine across any other volatile references.
2057 Even if INSN doesn't contain volatile references, any intervening
2058 volatile insn might affect machine state. */
2061 ? volatile_refs_p
2068 /* If INSN contains an autoincrement or autodecrement, make sure that
2069 register is not used between there and I3, and not already used in
2070 I3 either. Neither must it be used in PRED or SUCC, if they exist.
2071 Also insist that I3 not be a jump; if it were one
2072 and the incremented register were spilled, we would lose. */
2090 /* Don't combine an insn that follows a CC0-setting insn.
2091 An insn that uses CC0 must not be separated from the one that sets it.
2092 We do, however, allow I2 to follow a CC0-setting insn if that insn
2093 is passed as I1; in that case it will be deleted also.
2094 We also allow combining in this case if all the insns are adjacent
2095 because that would leave the two CC0 insns adjacent as well.
2096 It would be more logical to test whether CC0 occurs inside I1 or I2,
2097 but that would be much slower, and this ought to be equivalent. */
2100 {
2105 }
2107 /* If we get here, we have passed all the tests and the combination is
2108 to be allowed. */
2114 }
2115 \f
2116 /* LOC is the location within I3 that contains its pattern or the component
2117 of a PARALLEL of the pattern. We validate that it is valid for combining.
2119 One problem is if I3 modifies its output, as opposed to replacing it
2120 entirely, we can't allow the output to contain I2DEST, I1DEST or I0DEST as
2121 doing so would produce an insn that is not equivalent to the original insns.
2123 Consider:
2125 (set (reg:DI 101) (reg:DI 100))
2126 (set (subreg:SI (reg:DI 101) 0) <foo>)
2128 This is NOT equivalent to:
2130 (parallel [(set (subreg:SI (reg:DI 100) 0) <foo>)
2131 (set (reg:DI 101) (reg:DI 100))])
2133 Not only does this modify 100 (in which case it might still be valid
2134 if 100 were dead in I2), it sets 101 to the ORIGINAL value of 100.
2136 We can also run into a problem if I2 sets a register that I1
2137 uses and I1 gets directly substituted into I3 (not via I2). In that
2138 case, we would be getting the wrong value of I2DEST into I3, so we
2139 must reject the combination. This case occurs when I2 and I1 both
2140 feed into I3, rather than when I1 feeds into I2, which feeds into I3.
2141 If I1_NOT_IN_SRC is nonzero, it means that finding I1 in the source
2142 of a SET must prevent combination from occurring. The same situation
2143 can occur for I0, in which case I0_NOT_IN_SRC is set.
2145 Before doing the above check, we first try to expand a field assignment
2146 into a set of logical operations.
2148 If PI3_DEST_KILLED is nonzero, it is a pointer to a location in which
2149 we place a register that is both set and used within I3. If more than one
2150 such register is detected, we fail.
2152 Return 1 if the combination is valid, zero otherwise. */
2154 static int
2157 {
2161 {
2166 rtx subdest;
2173 /* Check for the case where I3 modifies its output, as discussed
2174 above. We don't want to prevent pseudos from being combined
2175 into the address of a MEM, so only prevent the combination if
2176 i1 or i2 set the same MEM. */
2186 /* This is the same test done in can_combine_p except we can't test
2187 all_adjacent; we don't have to, since this instruction will stay
2188 in place, thus we are not considering increasing the lifetime of
2189 INNER_DEST.
2191 Also, if this insn sets a function argument, combining it with
2192 something that might need a spill could clobber a previous
2193 function argument; the all_adjacent test in can_combine_p also
2194 checks this; here, we do a more specific test for this case. */
2204 /* If DEST is used in I3, it is being killed in this insn, so
2205 record that for later. We have to consider paradoxical
2206 subregs here, since they kill the whole register, but we
2207 ignore partial subregs, STRICT_LOW_PART, etc.
2208 Never add REG_DEAD notes for the FRAME_POINTER_REGNUM or the
2209 STACK_POINTER_REGNUM, since these are always considered to be
2210 live. Similarly for ARG_POINTER_REGNUM if it is fixed. */
2220 && (HARD_FRAME_POINTER_IS_FRAME_POINTER
2226 {
2231 }
2232 }
2235 {
2242 }
2245 }
2246 \f
2247 /* Return 1 if X is an arithmetic expression that contains a multiplication
2248 and division. We don't count multiplications by powers of two here. */
2250 static int
2252 {
2254 {
2270 }
2271 }
2272 \f
2273 /* Determine whether INSN can be used in a combination. Return nonzero if
2274 not. This is used in try_combine to detect early some cases where we
2275 can't perform combinations. */
2277 static int
2279 {
2280 rtx set;
2283 /* If this isn't really an insn, we can't do anything.
2284 This can occur when flow deletes an insn that it has merged into an
2285 auto-increment address. */
2289 /* Never combine loads and stores involving hard regs that are likely
2290 to be spilled. The register allocator can usually handle such
2291 reg-reg moves by tying. If we allow the combiner to make
2292 substitutions of likely-spilled regs, reload might die.
2293 As an exception, we allow combinations involving fixed regs; these are
2294 not available to the register allocator so there's no risk involved. */
2315 }
2317 struct likely_spilled_retval_info
2318 {
2321 };
2323 /* Called via note_stores by likely_spilled_retval_p. Remove from info->mask
2324 hard registers that are known to be written to / clobbered in full. */
2325 static void
2327 {
2344 else
2347 }
2349 /* Return nonzero iff part of the return value is live during INSN, and
2350 it is likely spilled. This can happen when more than one insn is needed
2351 to copy the return value, e.g. when we consider to combine into the
2352 second copy insn for a complex value. */
2354 static int
2356 {
2358 rtx reg;
2361 /* We assume here that no machine mode needs more than
2362 32 hard registers when the value overlaps with a register
2363 for which TARGET_FUNCTION_VALUE_REGNO_P is true. */
2378 /* Disregard parts of the return value that are set later. */
2387 /* Check if any of the (probably) live return value registers is
2388 likely spilled. */
2389 nregs --;
2390 do
2391 {
2397 }
2399 /* Adjust INSN after we made a change to its destination.
2401 Changing the destination can invalidate notes that say something about
2402 the results of the insn and a LOG_LINK pointing to the insn. */
2404 static void
2406 {
2407 /* For notes, be conservative and simply remove them. */
2410 /* The new insn will have a destination that was previously the destination
2411 of an insn just above it. Call distribute_links to make a LOG_LINK from
2412 the next use of that destination. */
2428 }
2430 /* Return TRUE if combine can reuse reg X in mode MODE.
2431 ADDED_SETS is nonzero if the original set is still required. */
2432 static bool
2434 {
2441 /* Allow hard registers if the new mode is legal, and occupies no more
2442 registers than the old mode. */
2447 /* Or a pseudo that is only used once. */
2450 && !added_sets
2452 }
2455 /* Check whether X, the destination of a set, refers to part of
2456 the register specified by REG. */
2458 static bool
2460 {
2461 /* Check that reg is an integer mode register. */
2472 }
2474 /* Delete the unconditional jump INSN and adjust the CFG correspondingly.
2475 Note that the INSN should be deleted *after* removing dead edges, so
2476 that the kept edge is the fallthrough edge for a (set (pc) (pc))
2477 but not for a (set (pc) (label_ref FOO)). */
2479 static void
2481 {
2489 {
2494 /* Remove barriers from the footer if there are any. */
2497 {
2500 else
2504 }
2507 }
2508 }
2510 /* Return whether PAT is a PARALLEL of exactly N register SETs followed
2511 by an arbitrary number of CLOBBERs. */
2512 static bool
2514 {
2533 }
2535 /* Return whether INSN, a PARALLEL of N register SETs (and maybe some
2536 CLOBBERs), can be split into individual SETs in that order, without
2537 changing semantics. */
2538 static bool
2540 {
2548 {
2557 }
2560 }
2562 /* Try to combine the insns I0, I1 and I2 into I3.
2563 Here I0, I1 and I2 appear earlier than I3.
2564 I0 and I1 can be zero; then we combine just I2 into I3, or I1 and I2 into
2565 I3.
2567 If we are combining more than two insns and the resulting insn is not
2568 recognized, try splitting it into two insns. If that happens, I2 and I3
2569 are retained and I1/I0 are pseudo-deleted by turning them into a NOTE.
2570 Otherwise, I0, I1 and I2 are pseudo-deleted.
2572 Return 0 if the combination does not work. Then nothing is changed.
2573 If we did the combination, return the insn at which combine should
2574 resume scanning.
2576 Set NEW_DIRECT_JUMP_P to a nonzero value if try_combine creates a
2577 new direct jump instruction.
2579 LAST_COMBINED_INSN is either I3, or some insn after I3 that has
2580 been I3 passed to an earlier try_combine within the same basic
2581 block. */
2586 {
2587 /* New patterns for I3 and I2, respectively. */
2591 /* Indicates need to preserve SET in I0, I1 or I2 in I3 if it is not
2592 dead. */
2594 /* Total number of SETs to put into I3. */
2596 /* Nonzero if I2's or I1's body now appears in I3. */
2598 /* INSN_CODEs for new I3, new I2, and user of condition code. */
2600 /* Contains I3 if the destination of I3 is used in its source, which means
2601 that the old life of I3 is being killed. If that usage is placed into
2602 I2 and not in I3, a REG_DEAD note must be made. */
2604 /* SET_DEST and SET_SRC of I2, I1 and I0. */
2606 /* Copy of SET_SRC of I1 and I0, if needed. */
2608 /* Set if I2DEST was reused as a scratch register. */
2610 /* The PATTERNs of I0, I1, and I2, or a copy of them in certain cases. */
2612 /* Indicates if I2DEST or I1DEST is in I2SRC or I1_SRC. */
2617 /* Notes that must be added to REG_NOTES in I3 and I2. */
2619 /* Notes that we substituted I3 into I2 instead of the normal case. */
2621 /* Notes that I1, I2 or I3 is a MULT operation. */
2628 rtx temp_expr;
2631 rtx new_other_notes;
2634 /* Immediately return if any of I0,I1,I2 are the same insn (I3 can
2635 never be). */
2639 /* Only try four-insn combinations when there's high likelihood of
2640 success. Look for simple insns, such as loads of constants or
2641 binary operations involving a constant. */
2643 {
2653 {
2656 rtx src;
2661 {
2664 }
2666 ngood++;
2669 nshift++;
2670 }
2672 /* If I0 loads a memory and I3 sets the same memory, then I1 and I2
2673 are likely manipulating its value. Ideally we'll be able to combine
2674 all four insns into a bitfield insertion of some kind.
2676 Note the source in I0 might be inside a sign/zero extension and the
2677 memory modes in I0 and I3 might be different. So extract the address
2678 from the destination of I3 and search for it in the source of I0.
2680 In the event that there's a match but the source/dest do not actually
2681 refer to the same memory, the worst that happens is we try some
2682 combinations that we wouldn't have otherwise. */
2684 /* Ensure the source of SET0 is a MEM, possibly buried inside
2685 an extension. */
2691 /* Ensure the destination of SET3 is a MEM. */
2693 /* Would it be better to extract the base address for the MEM
2694 in SET3 and look for that? I don't have cases where it matters
2695 but I could envision such cases. */
2701 }
2703 /* Exit early if one of the insns involved can't be used for
2704 combinations. */
2715 combine_attempts++;
2718 /* Reset the hard register usage information. */
2722 {
2729 else
2732 }
2734 /* If multiple insns feed into one of I2 or I3, they can be in any
2735 order. To simplify the code below, reorder them in sequence. */
2745 /* First check for one important special case that the code below will
2746 not handle. Namely, the case where I1 is zero, I2 is a PARALLEL
2747 and I3 is a SET whose SET_SRC is a SET_DEST in I2. In that case,
2748 we may be able to replace that destination with the destination of I3.
2749 This occurs in the common code where we compute both a quotient and
2750 remainder into a structure, in which case we want to do the computation
2751 directly into the structure to avoid register-register copies.
2753 Note that this case handles both multiple sets in I2 and also cases
2754 where I2 has a number of CLOBBERs inside the PARALLEL.
2756 We make very conservative checks below and only try to handle the
2757 most common cases of this. For example, we only handle the case
2758 where I2 and I3 are adjacent to avoid making difficult register
2759 usage tests. */
2767 /* If the dest of I3 is a ZERO_EXTRACT or STRICT_LOW_PART, the code
2768 below would need to check what is inside (and reg_overlap_mentioned_p
2769 doesn't support those codes anyway). Don't allow those destinations;
2770 the resulting insn isn't likely to be recognized anyway. */
2776 {
2779 /* Make sure that the destination of I3,
2780 which we are going to substitute into one output of I2,
2781 is not used within another output of I2. We must avoid making this:
2782 (parallel [(set (mem (reg 69)) ...)
2783 (set (reg 69) ...)])
2784 which is not well-defined as to order of actions.
2785 (Besides, reload can't handle output reloads for this.)
2787 The problem can also happen if the dest of I3 is a memory ref,
2788 if another dest in I2 is an indirect memory ref.
2790 Neither can this PARALLEL be an asm. We do not allow combining
2791 that usually (see can_combine_p), so do not here either. */
2794 {
2803 }
2809 {
2810 combine_merges++;
2820 /* Replace the dest in I2 with our dest and make the resulting
2821 insn the new pattern for I3. Then skip to where we validate
2822 the pattern. Everything was set up above. */
2827 }
2828 }
2830 /* If I2 is setting a pseudo to a constant and I3 is setting some
2831 sub-part of it to another constant, merge them by making a new
2832 constant. */
2839 {
2845 {
2848 {
2854 }
2855 }
2856 else
2857 {
2862 }
2865 {
2866 /* If this is the low part, we're done. */
2868 ;
2869 /* Handle the case where inner is twice the size of outer. */
2873 /* Otherwise give up for now. */
2874 else
2876 }
2879 {
2883 wide_int o
2888 combine_merges++;
2895 /* Replace the source in I2 with the new constant and make the
2896 resulting insn the new pattern for I3. Then skip to where we
2897 validate the pattern. Everything was set up above. */
2903 /* The dest of I3 has been replaced with the dest of I2. */
2906 }
2907 }
2909 /* If we have no I1 and I2 looks like:
2910 (parallel [(set (reg:CC X) (compare:CC OP (const_int 0)))
2911 (set Y OP)])
2912 make up a dummy I1 that is
2913 (set Y OP)
2914 and change I2 to be
2915 (set (reg:CC X) (compare:CC Y (const_int 0)))
2917 (We can ignore any trailing CLOBBERs.)
2919 This undoes a previous combination and allows us to match a branch-and-
2920 decrement insn. */
2932 {
2933 /* We make I1 with the same INSN_UID as I2. This gives it
2934 the same DF_INSN_LUID for value tracking. Our fake I1 will
2935 never appear in the insn stream so giving it the same INSN_UID
2936 as I2 will not cause a problem. */
2949 }
2951 /* If I2 is a PARALLEL of two SETs of REGs (and perhaps some CLOBBERs),
2952 make those two SETs separate I1 and I2 insns, and make an I0 that is
2953 the original I1. */
2959 {
2960 /* If there is no I1, there is no I0 either. */
2963 /* We make I1 with the same INSN_UID as I2. This gives it
2964 the same DF_INSN_LUID for value tracking. Our fake I1 will
2965 never appear in the insn stream so giving it the same INSN_UID
2966 as I2 will not cause a problem. */
2974 }
2976 /* Verify that I2 and I1 are valid for combining. */
2982 {
2985 }
2987 /* Record whether I2DEST is used in I2SRC and similarly for the other
2988 cases. Knowing this will help in register status updating below. */
2999 /* For the earlier insns, determine which of the subsequent ones they
3000 feed. */
3007 /* Ensure that I3's pattern can be the destination of combines. */
3013 {
3016 }
3018 /* See if any of the insns is a MULT operation. Unless one is, we will
3019 reject a combination that is, since it must be slower. Be conservative
3020 here. */
3028 /* If I3 has an inc, then give up if I1 or I2 uses the reg that is inc'd.
3029 We used to do this EXCEPT in one case: I3 has a post-inc in an
3030 output operand. However, that exception can give rise to insns like
3031 mov r3,(r3)+
3032 which is a famous insn on the PDP-11 where the value of r3 used as the
3033 source was model-dependent. Avoid this sort of thing. */
3035 #if 0
3041 /* It's not the exception. */
3042 #endif
3044 {
3045 rtx link;
3051 {
3054 }
3055 }
3057 /* See if the SETs in I1 or I2 need to be kept around in the merged
3058 instruction: whenever the value set there is still needed past I3.
3059 For the SET in I2, this is easy: we see if I2DEST dies or is set in I3.
3061 For the SET in I1, we have two cases: if I1 and I2 independently feed
3062 into I3, the set in I1 needs to be kept around unless I1DEST dies
3063 or is set in I3. Otherwise (if I1 feeds I2 which feeds I3), the set
3064 in I1 needs to be kept around unless I1DEST dies or is set in either
3065 I2 or I3. The same considerations apply to I0. */
3072 else
3080 else
3083 /* We are about to copy insns for the case where they need to be kept
3084 around. Check that they can be copied in the merged instruction. */
3090 {
3093 }
3095 /* If the set in I2 needs to be kept around, we must make a copy of
3096 PATTERN (I2), so that when we substitute I1SRC for I1DEST in
3097 PATTERN (I2), we are only substituting for the original I1DEST, not into
3098 an already-substituted copy. This also prevents making self-referential
3099 rtx. If I2 is a PARALLEL, we just need the piece that assigns I2SRC to
3100 I2DEST. */
3103 {
3106 else
3108 }
3111 {
3114 else
3116 }
3119 {
3122 else
3124 }
3126 combine_merges++;
3128 /* Substitute in the latest insn for the regs set by the earlier ones. */
3134 /* Many machines that don't use CC0 have insns that can both perform an
3135 arithmetic operation and set the condition code. These operations will
3136 be represented as a PARALLEL with the first element of the vector
3137 being a COMPARE of an arithmetic operation with the constant zero.
3138 The second element of the vector will set some pseudo to the result
3139 of the same arithmetic operation. If we simplify the COMPARE, we won't
3140 match such a pattern and so will generate an extra insn. Here we test
3141 for this case, where both the comparison and the operation result are
3142 needed, and make the PARALLEL by just replacing I2DEST in I3SRC with
3143 I2SRC. Later we will make the PARALLEL that contains I2. */
3149 {
3150 rtx newpat_dest;
3164 {
3169 }
3171 /* Do the rest only if op1 is const0_rtx, which may be the
3172 result of simplification. */
3174 {
3175 /* If a single use of the CC is found, prepare to modify it
3176 when SELECT_CC_MODE returns a new CC-class mode, or when
3177 the above simplify_compare_const() returned a new comparison
3178 operator. undobuf.other_insn is assigned the CC use insn
3179 when modifying it. */
3181 {
3182 #ifdef SELECT_CC_MODE
3183 machine_mode new_mode
3188 {
3193 else
3194 {
3197 }
3198 }
3199 #endif
3200 /* Cases for modifying the CC-using comparison. */
3202 /* ??? Do we need to verify the zero rtx? */
3204 {
3205 /* Replace cc_use_loc with entire new RTX. */
3210 }
3212 {
3213 /* Just replace the CC reg with a new mode. */
3216 }
3217 }
3219 /* Now we modify the current newpat:
3220 First, SET_DEST(newpat) is updated if the CC mode has been
3221 altered. For targets without SELECT_CC_MODE, this should be
3222 optimized away. */
3225 /* This is always done to propagate i2src into newpat. */
3228 /* Create new version of i2pat if needed; the below PARALLEL
3229 creation needs this to work correctly. */
3233 }
3234 }
3237 {
3238 /* It is possible that the source of I2 or I1 may be performing
3239 an unneeded operation, such as a ZERO_EXTEND of something
3240 that is known to have the high part zero. Handle that case
3241 by letting subst look at the inner insns.
3243 Another way to do this would be to have a function that tries
3244 to simplify a single insn instead of merging two or more
3245 insns. We don't do this because of the potential of infinite
3246 loops and because of the potential extra memory required.
3247 However, doing it the way we are is a bit of a kludge and
3248 doesn't catch all cases.
3250 But only do this if -fexpensive-optimizations since it slows
3251 things down and doesn't usually win.
3253 This is not done in the COMPARE case above because the
3254 unmodified I2PAT is used in the PARALLEL and so a pattern
3255 with a modified I2SRC would not match. */
3258 {
3259 /* Pass pc_rtx so no substitutions are done, just
3260 simplifications. */
3262 {
3265 }
3269 }
3274 /* If I1 feeds into I2 and I1DEST is in I1SRC, we need to make a unique
3275 copy of I2SRC each time we substitute it, in order to avoid creating
3276 self-referential RTL when we will be substituting I1SRC for I1DEST
3277 later. Likewise if I0 feeds into I2, either directly or indirectly
3278 through I1, and I0DEST is in I0SRC. */
3285 /* Record whether I2's body now appears within I3's body. */
3287 }
3289 /* If we already got a failure, don't try to do more. Otherwise, try to
3290 substitute I1 if we have it. */
3293 {
3294 /* Check that an autoincrement side-effect on I1 has not been lost.
3295 This happens if I1DEST is mentioned in I2 and dies there, and
3296 has disappeared from the new pattern. */
3298 && i1_feeds_i2_n
3301 /* Before we can do this substitution, we must redo the test done
3302 above (see detailed comments there) that ensures I1DEST isn't
3303 mentioned in any SETs in NEWPAT that are field assignments. */
3306 {
3309 }
3314 /* If the following substitution will modify I1SRC, make a copy of it
3315 for the case where it is substituted for I1DEST in I2PAT later. */
3319 /* If I0 feeds into I1 and I0DEST is in I0SRC, we need to make a unique
3320 copy of I1SRC each time we substitute it, in order to avoid creating
3321 self-referential RTL when we will be substituting I0SRC for I0DEST
3322 later. */
3327 /* Record whether I1's body now appears within I3's body. */
3329 }
3331 /* Likewise for I0 if we have it. */
3334 {
3341 {
3344 }
3346 /* If the following substitution will modify I0SRC, make a copy of it
3347 for the case where it is substituted for I0DEST in I1PAT later. */
3350 /* And a copy for I0DEST in I2PAT substitution. */
3359 }
3361 /* Fail if an autoincrement side-effect has been duplicated. Be careful
3362 to count all the ways that I2SRC and I1SRC can be used. */
3373 /* Fail if we tried to make a new register. */
3375 /* Fail if we couldn't do something and have a CLOBBER. */
3377 /* Fail if this new pattern is a MULT and we didn't have one before
3378 at the outer level. */
3381 {
3384 }
3386 /* If the actions of the earlier insns must be kept
3387 in addition to substituting them into the latest one,
3388 we must make a new PARALLEL for the latest insn
3389 to hold additional the SETs. */
3392 {
3394 combine_extras++;
3397 {
3403 }
3404 else
3405 {
3410 }
3416 {
3422 }
3424 {
3433 }
3434 }
3436 validate_replacement:
3438 /* Note which hard regs this insn has as inputs. */
3441 /* If recog_for_combine fails, it strips existing clobbers. If we'll
3442 consider splitting this pattern, we might need these clobbers. */
3445 {
3451 }
3453 /* We have recognized nothing yet. */
3456 /* See if this is a PARALLEL of two SETs where one SET's destination is
3457 a register that is unused and this isn't marked as an instruction that
3458 might trap in an EH region. In that case, we just need the other SET.
3459 We prefer this over the PARALLEL.
3461 This can occur when simplifying a divmod insn. We *must* test for this
3462 case here because the code below that splits two independent SETs doesn't
3463 handle this case correctly when it updates the register status.
3465 It's pointless doing this if we originally had two sets, one from
3466 i3, and one from i2. Combining then splitting the parallel results
3467 in the original i2 again plus an invalid insn (which we delete).
3468 The net effect is only to move instructions around, which makes
3469 debug info less accurate. */
3474 {
3485 {
3488 }
3497 {
3503 }
3507 }
3509 /* Is the result of combination a valid instruction? */
3513 /* If we were combining three insns and the result is a simple SET
3514 with no ASM_OPERANDS that wasn't recognized, try to split it into two
3515 insns. There are two ways to do this. It can be split using a
3516 machine-specific method (like when you have an addition of a large
3517 constant) or by combine in the function find_split_point. */
3521 {
3525 /* See if the MD file can split NEWPAT. If it can't, see if letting it
3526 use I2DEST as a scratch register will help. In the latter case,
3527 convert I2DEST to the mode of the source of NEWPAT if we can. */
3531 /* We can only use I2DEST as a scratch reg if it doesn't overlap any
3532 inputs of NEWPAT. */
3534 /* ??? If I2DEST is not safe, and I1DEST exists, then it would be
3535 possible to try that as a scratch reg. This would require adding
3536 more code to make it work though. */
3539 {
3542 /* ??? Reusing i2dest without resetting the reg_stat entry for it
3543 (temporarily, until we are committed to this instruction
3544 combination) does not work: for example, any call to nonzero_bits
3545 on the register (from a splitter in the MD file, for example)
3546 will get the old information, which is invalid.
3548 Since nowadays we can create registers during combine just fine,
3549 we should just create a new one here, not reuse i2dest. */
3551 /* First try to split using the original register as a
3552 scratch register. */
3556 i2dest)));
3559 /* If that didn't work, try changing the mode of I2DEST if
3560 we can. */
3565 {
3567 rtx ni2dest;
3571 else
3572 {
3575 }
3577 parallel = (gen_rtx_PARALLEL
3581 ni2dest))));
3586 {
3594 }
3595 }
3598 }
3600 /* If recog_for_combine has discarded clobbers, try to use them
3601 again for the split. */
3603 {
3606 }
3609 {
3614 }
3618 {
3628 /* If I2 or I3 has multiple SETs, we won't know how to track
3629 register status, so don't use these insns. If I2's destination
3630 is used between I2 and I3, we also can't use these insns. */
3640 /* It is possible that both insns now set the destination of I3.
3641 If so, we must show an extra use of it. */
3644 {
3663 }
3664 }
3666 /* If we can split it and use I2DEST, go ahead and see if that
3667 helps things be recognized. Verify that none of the registers
3668 are set between I2 and I3. */
3672 /* We need I2DEST in the proper mode. If it is a hard register
3673 or the only use of a pseudo, we can change its mode.
3674 Make sure we don't change a hard register to have a mode that
3675 isn't valid for it, or change the number of registers. */
3682 /* We can't overwrite I2DEST if its value is still used by
3683 NEWPAT. */
3685 {
3694 /* *SPLIT may be part of I2SRC, so make sure we have the
3695 original expression around for later debug processing.
3696 We should not need I2SRC any more in other cases. */
3699 else
3702 /* Get NEWDEST as a register in the proper mode. We have already
3703 validated that we can do this. */
3705 {
3708 else
3709 {
3712 }
3713 }
3715 /* If *SPLIT is a (mult FOO (const_int pow2)), convert it to
3716 an ASHIFT. This can occur if it was inside a PLUS and hence
3717 appeared to be a memory address. This is a kludge. */
3722 {
3725 /* Update split_code because we may not have a multiply
3726 anymore. */
3728 }
3730 /* Similarly for (plus (mult FOO (const_int pow2))). */
3736 {
3740 /* Update split_code because we may not have a multiply
3741 anymore. */
3743 }
3745 #ifdef INSN_SCHEDULING
3746 /* If *SPLIT is a paradoxical SUBREG, when we split it, it should
3747 be written as a ZERO_EXTEND. */
3749 {
3750 /* Or as a SIGN_EXTEND if LOAD_EXTEND_OP says that that's
3751 what it really is. */
3756 else
3759 }
3760 #endif
3762 /* Attempt to split binary operators using arithmetic identities. */
3766 {
3773 /* Split "X = Y op Y" as "Z = Y; X = Z op Z". */
3775 {
3780 }
3781 /* Split "((P op Q) op R) op S" where op is PLUS or MULT. */
3788 {
3794 /* Split both "((X op Y) op X) op Y" and
3795 "((X op Y) op Y) op X" as "T op T" where T is
3796 "X op Y". */
3799 {
3804 }
3805 /* Split "((X op X) op Y) op Y)" as "T op T" where
3806 T is "X op Y". */
3808 {
3814 }
3815 }
3816 }
3819 {
3822 }
3826 /* recog_for_combine might have added CLOBBERs to newi2pat.
3827 Make sure NEWPAT does not depend on the clobbered regs. */
3831 {
3834 {
3837 }
3838 }
3840 /* If the split point was a MULT and we didn't have one before,
3841 don't use one now. */
3844 }
3845 }
3847 /* Check for a case where we loaded from memory in a narrow mode and
3848 then sign extended it, but we need both registers. In that case,
3849 we have a PARALLEL with both loads from the same memory location.
3850 We can split this into a load from memory followed by a register-register
3851 copy. This saves at least one insn, more if register allocation can
3852 eliminate the copy.
3854 We cannot do this if the destination of the first assignment is a
3855 condition code register or cc0. We eliminate this case by making sure
3856 the SET_DEST and SET_SRC have the same mode.
3858 We cannot do this if the destination of the second assignment is
3859 a register that we have already assumed is zero-extended. Similarly
3860 for a SUBREG of such a register. */
3895 {
3896 rtx ni2dest;
3910 }
3912 /* Similarly, check for a case where we have a PARALLEL of two independent
3913 SETs but we started with three insns. In this case, we can do the sets
3914 as two separate insns. This case occurs when some SET allows two
3915 other insns to combine, but the destination of that SET is still live.
3917 Also do this if we started with two insns and (at least) one of the
3918 resulting sets is a noop; this noop will be deleted later. */
3937 {
3941 /* Normally, it doesn't matter which of the two is done first,
3942 but the one that references cc0 can't be the second, and
3943 one which uses any regs/memory set in between i2 and i3 can't
3944 be first. The PARALLEL might also have been pre-existing in i3,
3945 so we need to make sure that we won't wrongly hoist a SET to i2
3946 that would conflict with a death note present in there. */
3954 /* If I3 is a jump, ensure that set0 is a jump so that
3955 we do not create invalid RTL. */
3957 )
3958 {
3961 }
3969 /* If I3 is a jump, ensure that set1 is a jump so that
3970 we do not create invalid RTL. */
3972 )
3973 {
3976 }
3977 else
3978 {
3981 }
3986 {
3987 /* recog_for_combine might have added CLOBBERs to newi2pat.
3988 Make sure NEWPAT does not depend on the clobbered regs. */
3990 {
3993 {
3996 {
3999 }
4000 }
4001 }
4004 }
4005 }
4007 /* If it still isn't recognized, fail and change things back the way they
4008 were. */
4010 /* Is the result a reasonable ASM_OPERANDS? */
4012 {
4015 }
4017 /* If we had to change another insn, make sure it is valid also. */
4019 {
4027 {
4030 }
4031 }
4033 /* If I2 is the CC0 setter and I3 is the CC0 user then check whether
4034 they are adjacent to each other or not. */
4036 {
4040 {
4043 }
4044 }
4046 /* Only allow this combination if insn_rtx_costs reports that the
4047 replacement instructions are cheaper than the originals. */
4049 {
4052 }
4055 {
4060 {
4065 /* Temporarily revert mode back. */
4069 {
4070 /* If we used i2dest as a scratch register with a
4071 different mode, substitute it for the original
4072 i2src while its original mode is temporarily
4073 restored, and then clear i2scratch so that we don't
4074 do it again later. */
4076 this_basic_block);
4078 /* Put back the new mode. */
4080 }
4081 else
4082 {
4087 {
4090 }
4091 else
4092 {
4099 }
4101 /* We're dealing with a reg that changed mode but not
4102 meaning, so we want to turn it into a subreg for
4103 the new mode. However, because of REG sharing and
4104 because its mode had already changed, we have to do
4105 it in two steps. First, replace any debug uses of
4106 reg, with its original mode temporarily restored,
4107 with this copy we have created; then, replace the
4108 copy with the SUBREG of the original shared reg,
4109 once again changed to the new mode. */
4111 this_basic_block);
4115 this_basic_block);
4116 }
4117 }
4118 }
4120 /* If we will be able to accept this, we have made a
4121 change to the destination of I3. This requires us to
4122 do a few adjustments. */
4125 {
4128 }
4130 /* We now know that we can do this combination. Merge the insns and
4131 update the status of registers and LOG_LINKS. */
4134 {
4139 /* If any of the notes in OTHER_INSN were REG_DEAD or REG_UNUSED,
4140 ensure that they are still valid. Then add any non-duplicate
4141 notes added by recog_for_combine. */
4143 {
4153 }
4157 NULL_RTX);
4158 }
4161 {
4164 rtx ni2dest;
4166 /* I3 now uses what used to be its destination and which is now
4167 I2's destination. This requires us to do a few adjustments. */
4171 /* We need a LOG_LINK from I3 to I2. But we used to have one,
4172 so we still will.
4174 However, some later insn might be using I2's dest and have
4175 a LOG_LINK pointing at I3. We must remove this link.
4176 The simplest way to remove the link is to point it at I1,
4177 which we know will be a NOTE. */
4179 /* newi2pat is usually a SET here; however, recog_for_combine might
4180 have added some clobbers. */
4183 else
4190 {
4193 {
4199 }
4200 }
4201 }
4203 {
4208 /* Compute which registers we expect to eliminate. newi2pat may be setting
4209 either i3dest or i2dest, so we must check it. */
4212 || !i2dest_killed
4214 /* For i1, we need to compute both local elimination and global
4215 elimination information with respect to newi2pat because i1dest
4216 may be the same as i3dest, in which case newi2pat may be setting
4217 i1dest. Global information is used when distributing REG_DEAD
4218 note for i2 and i3, in which case it does matter if newi2pat sets
4219 i1dest or not.
4221 Local information is used when distributing REG_DEAD note for i1,
4222 in which case it doesn't matter if newi2pat sets i1dest or not.
4223 See PR62151, if we have four insns combination:
4224 i0: r0 <- i0src
4225 i1: r1 <- i1src (using r0)
4226 REG_DEAD (r0)
4227 i2: r0 <- i2src (using r1)
4228 i3: r3 <- i3src (using r0)
4229 ix: using r0
4230 From i1's point of view, r0 is eliminated, no matter if it is set
4231 by newi2pat or not. In other words, REG_DEAD info for r0 in i1
4232 should be discarded.
4234 Note local information only affects cases in forms like "I1->I2->I3",
4235 "I0->I1->I2->I3" or "I0&I1->I2, I2->I3". For other cases like
4236 "I0->I1, I1&I2->I3" or "I1&I2->I3", newi2pat won't set i1dest or
4237 i0dest anyway. */
4239 || !i1dest_killed
4244 /* Same case as i1. */
4251 /* Get the old REG_NOTES and LOG_LINKS from all our insns and
4252 clear them. */
4260 /* Ensure that we do not have something that should not be shared but
4261 occurs multiple times in the new insns. Check this by first
4262 resetting all the `used' flags and then copying anything is shared. */
4286 {
4293 {
4294 /* I2SRC must still be meaningful at this point. Some splitting
4295 operations can invalidate I2SRC, but those operations do not
4296 apply to calls. */
4299 }
4307 }
4312 /* We had one special case above where I2 had more than one set and
4313 we replaced a destination of one of those sets with the destination
4314 of I3. In that case, we have to update LOG_LINKS of insns later
4315 in this basic block. Note that this (expensive) case is rare.
4317 Also, in this case, we must pretend that all REG_NOTEs for I2
4318 actually came from I3, so that REG_UNUSED notes from I2 will be
4319 properly handled. */
4322 {
4331 temp_insn
4341 {
4346 }
4347 else
4350 }
4358 {
4361 this_basic_block);
4364 }
4365 else
4366 {
4369 this_basic_block);
4371 }
4374 {
4379 this_basic_block);
4381 }
4384 {
4389 this_basic_block);
4391 }
4393 /* Get death notes for everything that is now used in either I3 or
4394 I2 and used to die in a previous insn. If we built two new
4395 patterns, move from I1 to I2 then I2 to I3 so that we get the
4396 proper movement on registers that I2 modifies. */
4402 else
4408 /* Distribute all the LOG_LINKS and REG_NOTES from I1, I2, and I3. */
4425 /* Distribute any notes added to I2 or I3 by recog_for_combine. We
4426 know these are REG_UNUSED and want them to go to the desired insn,
4427 so we always pass it as i3. */
4431 NULL_RTX);
4435 NULL_RTX);
4437 /* If I3DEST was used in I3SRC, it really died in I3. We may need to
4438 put a REG_DEAD note for it somewhere. If NEWI2PAT exists and sets
4439 I3DEST, the death must be somewhere before I2, not I3. If we passed I3
4440 in that case, it might delete I2. Similarly for I2 and I1.
4441 Show an additional death due to the REG_DEAD note we make here. If
4442 we discard it in distribute_notes, we will decrement it again. */
4445 {
4450 else
4453 }
4456 {
4461 else
4464 }
4467 {
4472 else
4475 }
4478 {
4483 else
4486 }
4494 {
4499 /* The insn that used to set this register doesn't exist, and
4500 this life of the register may not exist either. See if one of
4501 I3's links points to an insn that sets I2DEST. If it does,
4502 that is now the last known value for I2DEST. If we don't update
4503 this and I2 set the register to a value that depended on its old
4504 contents, we will get confused. If this insn is used, thing
4505 will be set correctly in combine_instructions. */
4513 /* If the reg formerly set in I2 died only once and that was in I3,
4514 zero its use count so it won't make `reload' do any work. */
4517 && ! i2dest_in_i2src
4520 }
4523 {
4536 && ! i1dest_in_i1src
4539 }
4542 {
4555 && ! i0dest_in_i0src
4558 }
4560 /* Update reg_stat[].nonzero_bits et al for any changes that may have
4561 been made to this insn. The order is important, because newi2pat
4562 can affect nonzero_bits of newpat. */
4566 }
4569 {
4571 {
4574 }
4576 }
4579 {
4581 {
4584 }
4586 }
4589 {
4591 {
4594 }
4596 }
4599 {
4601 {
4604 }
4606 }
4609 {
4611 {
4614 }
4616 }
4618 /* Set new_direct_jump_p if a new return or simple jump instruction
4619 has been created. Adjust the CFG accordingly. */
4621 {
4625 }
4630 {
4633 }
4637 {
4643 }
4648 {
4654 }
4656 /* A noop might also need cleaning up of CFG, if it comes from the
4657 simplification of a jump. */
4662 {
4665 }
4672 {
4675 }
4677 combine_successes++;
4684 else
4686 }
4687 \f
4688 /* Get a marker for undoing to the current state. */
4692 {
4694 }
4696 /* Undo the modifications up to the marker. */
4698 static void
4700 {
4704 {
4709 {
4724 }
4728 }
4731 }
4733 /* Undo all the modifications recorded in undobuf. */
4735 static void
4737 {
4739 }
4741 /* We've committed to accepting the changes we made. Move all
4742 of the undos to the free list. */
4744 static void
4746 {
4750 {
4754 }
4756 }
4757 \f
4758 /* Find the innermost point within the rtx at LOC, possibly LOC itself,
4759 where we have an arithmetic expression and return that point. LOC will
4760 be inside INSN.
4762 try_combine will call this function to see if an insn can be split into
4763 two insns. */
4767 {
4776 /* First special-case some codes. */
4778 {
4780 #ifdef INSN_SCHEDULING
4781 /* If we are making a paradoxical SUBREG invalid, it becomes a split
4782 point. */
4785 #endif
4789 /* If we have (mem (const ..)) or (mem (symbol_ref ...)), split it
4790 using LO_SUM and HIGH. */
4793 {
4801 }
4803 /* If we have a PLUS whose second operand is a constant and the
4804 address is not valid, perhaps will can split it up using
4805 the machine-specific way to split large constants. We use
4806 the first pseudo-reg (one of the virtual regs) as a placeholder;
4807 it will not remain in the result. */
4812 {
4815 subst_insn);
4817 /* This should have produced two insns, each of which sets our
4818 placeholder. If the source of the second is a valid address,
4819 we can make put both sources together and make a split point
4820 in the middle. */
4833 && memory_address_addr_space_p
4836 {
4840 /* Replace the placeholder in SRC2 with SRC1. If we can
4841 find where in SRC2 it was placed, that can become our
4842 split point and we can replace this address with SRC2.
4843 Just try two obvious places. */
4854 {
4857 }
4858 }
4860 /* If that didn't work, perhaps the first operand is complex and
4861 needs to be computed separately, so make a split point there.
4862 This will occur on machines that just support REG + CONST
4863 and have a constant moved through some previous computation. */
4869 }
4871 /* If we have a PLUS whose first operand is complex, try computing it
4872 separately by making a split there. */
4883 /* If SET_DEST is CC0 and SET_SRC is not an operand, a COMPARE, or a
4884 ZERO_EXTRACT, the most likely reason why this doesn't match is that
4885 we need to put the operand into a register. So split at that
4886 point. */
4896 /* See if we can split SET_SRC as it stands. */
4901 /* See if we can split SET_DEST as it stands. */
4906 /* See if this is a bitfield assignment with everything constant. If
4907 so, this is an IOR of an AND, so split it into that. */
4917 {
4923 unsigned HOST_WIDE_INT mask
4925 rtx or_mask;
4934 else
4935 {
4941 or_mask));
4942 }
4949 }
4951 /* Otherwise, see if this is an operation that we can split into two.
4952 If so, try to split that. */
4956 {
4958 /* If we are AND'ing with a large constant that is only a single
4959 bit and the result is only being used in a context where we
4960 need to know if it is zero or nonzero, replace it with a bit
4961 extraction. This will avoid the large constant, which might
4962 have taken more than one insn to make. If the constant were
4963 not a valid argument to the AND but took only one insn to make,
4964 this is no worse, but if it took more than one insn, it will
4965 be better. */
4975 {
4980 {
4983 }
4984 }
4988 /* If STORE_FLAG_VALUE is -1, this is (NE X 0) and only one bit of X
4989 is known to be on, this can be converted into a NEG of a shift. */
4995 {
5007 }
5013 /* We can't optimize if either mode is a partial integer
5014 mode as we don't know how many bits are significant
5015 in those modes. */
5029 {
5037 }
5042 }
5046 {
5049 /* For unsigned, we have a choice of a shift followed by an
5050 AND or two shifts. Use two shifts for field sizes where the
5051 constant might be too large. We assume here that we can
5052 always at least get 8-bit constants in an AND insn, which is
5053 true for every current RISC. */
5056 {
5057 unsigned HOST_WIDE_INT mask
5061 gen_rtx_LSHIFTRT
5069 }
5070 else
5071 {
5073 gen_rtx_fmt_ee
5084 }
5085 }
5087 /* See if this is a simple operation with a constant as the second
5088 operand. It might be that this constant is out of range and hence
5089 could be used as a split point. */
5097 /* Finally, see if this is a simple operation with its first operand
5098 not in a register. The operation might require this operand in a
5099 register, so return it as a split point. We can always do this
5100 because if the first operand were another operation, we would have
5101 already found it as a split point. */
5110 /* We write NOR as (and (not A) (not B)), but if we don't have a NOR,
5111 it is better to write this as (not (ior A B)) so we can split it.
5112 Similarly for IOR. */
5114 {
5122 }
5124 /* Many RISC machines have a large set of logical insns. If the
5125 second operand is a NOT, put it first so we will try to split the
5126 other operand first. */
5128 {
5132 }
5137 /* Canonicalization can produce (minus A (mult B C)), where C is a
5138 constant. It may be better to try splitting (plus (mult B -C) A)
5139 instead if this isn't a multiply by a power of two. */
5143 {
5151 mode)),
5154 }
5156 /* Split at a multiply-accumulate instruction. However if this is
5157 the SET_SRC, we likely do not have such an instruction and it's
5158 worthless to try this split. */
5167 }
5169 /* Otherwise, select our actions depending on our rtx class. */
5171 {
5177 /* fall through */
5185 /* fall through */
5187 /* Some machines have (and (shift ...) ...) insns. If X is not
5188 an AND, but XEXP (X, 0) is, use it as our split point. */
5198 /* Otherwise, we don't have a split point. */
5200 }
5201 }
5202 \f
5203 /* Throughout X, replace FROM with TO, and return the result.
5204 The result is TO if X is FROM;
5205 otherwise the result is X, but its contents may have been modified.
5206 If they were modified, a record was made in undobuf so that
5207 undo_all will (among other things) return X to its original state.
5209 If the number of changes necessary is too much to record to undo,
5210 the excess changes are not made, so the result is invalid.
5211 The changes already made can still be undone.
5212 undobuf.num_undo is incremented for such changes, so by testing that
5213 the caller can tell whether the result is valid.
5215 `n_occurrences' is incremented each time FROM is replaced.
5217 IN_DEST is nonzero if we are processing the SET_DEST of a SET.
5219 IN_COND is nonzero if we are at the top level of a condition.
5221 UNIQUE_COPY is nonzero if each substitution must be unique. We do this
5222 by copying if `n_occurrences' is nonzero. */
5224 static rtx
5226 {
5231 rtx new_rtx;
5233 /* Two expressions are equal if they are identical copies of a shared
5234 RTX or if they are both registers with the same register number
5235 and mode. */
5237 #define COMBINE_RTX_EQUAL_P(X,Y) \
5238 ((X) == (Y) \
5239 || (REG_P (X) && REG_P (Y) \
5240 && REGNO (X) == REGNO (Y) && GET_MODE (X) == GET_MODE (Y)))
5242 /* Do not substitute into clobbers of regs -- this will never result in
5243 valid RTL. */
5248 {
5249 n_occurrences++;
5251 }
5253 /* If X and FROM are the same register but different modes, they
5254 will not have been seen as equal above. However, the log links code
5255 will make a LOG_LINKS entry for that case. If we do nothing, we
5256 will try to rerecognize our original insn and, when it succeeds,
5257 we will delete the feeding insn, which is incorrect.
5259 So force this insn not to match in this (rare) case. */
5264 /* If this is an object, we are done unless it is a MEM or LO_SUM, both
5265 of which may contain things that can be combined. */
5269 /* It is possible to have a subexpression appear twice in the insn.
5270 Suppose that FROM is a register that appears within TO.
5271 Then, after that subexpression has been scanned once by `subst',
5272 the second time it is scanned, TO may be found. If we were
5273 to scan TO here, we would find FROM within it and create a
5274 self-referent rtl structure which is completely wrong. */
5278 /* Parallel asm_operands need special attention because all of the
5279 inputs are shared across the arms. Furthermore, unsharing the
5280 rtl results in recognition failures. Failure to handle this case
5281 specially can result in circular rtl.
5283 Solve this by doing a normal pass across the first entry of the
5284 parallel, and only processing the SET_DESTs of the subsequent
5285 entries. Ug. */
5290 {
5293 /* If this substitution failed, this whole thing fails. */
5301 {
5307 {
5310 /* If this substitution failed, this whole thing fails. */
5316 }
5317 }
5318 }
5319 else
5320 {
5324 /* We don't need to process a SET_DEST that is a register, CC0,
5325 or PC, so set up to skip this common case. All other cases
5326 where we want to suppress replacing something inside a
5327 SET_SRC are handled via the IN_DEST operand. */
5334 /* Trying to simplify the operands of a widening MULT is not likely
5335 to create RTL matching a machine insn. */
5347 /* Get the mode of operand 0 in case X is now a SIGN_EXTEND of a
5348 constant. */
5353 {
5355 {
5358 {
5360 {
5363 n_occurrences++;
5364 }
5365 else
5366 {
5368 unique_copy);
5370 /* If this substitution failed, this whole thing
5371 fails. */
5375 }
5378 }
5379 }
5381 {
5382 /* If this is a register being set, ignore it. */
5389 ;
5392 {
5393 /* In general, don't install a subreg involving two
5394 modes not tieable. It can worsen register
5395 allocation, and can even make invalid reload
5396 insns, since the reg inside may need to be copied
5397 from in the outside mode, and that may be invalid
5398 if it is an fp reg copied in integer mode.
5400 We allow two exceptions to this: It is valid if
5401 it is inside another SUBREG and the mode of that
5402 SUBREG and the mode of the inside of TO is
5403 tieable and it is valid if X is a SET that copies
5404 FROM to CC0. */
5412 && (!HAVE_cc0
5427 n_occurrences++;
5428 }
5429 else
5430 /* If we are in a SET_DEST, suppress most cases unless we
5431 have gone inside a MEM, in which case we want to
5432 simplify the address. We assume here that things that
5433 are actually part of the destination have their inner
5434 parts in the first expression. This is true for SUBREG,
5435 STRICT_LOW_PART, and ZERO_EXTRACT, which are the only
5436 things aside from REG and MEM that should appear in a
5437 SET_DEST. */
5439 (((in_dest
5445 unique_copy);
5447 /* If we found that we will have to reject this combination,
5448 indicate that by returning the CLOBBER ourselves, rather than
5449 an expression containing it. This will speed things up as
5450 well as prevent accidents where two CLOBBERs are considered
5451 to be equal, thus producing an incorrect simplification. */
5457 {
5465 }
5468 {
5472 }
5473 else
5475 }
5476 }
5477 }
5479 /* Check if we are loading something from the constant pool via float
5480 extension; in this case we would undo compress_float_constant
5481 optimization and degenerate constant load to an immediate value. */
5485 {
5489 }
5491 /* Try to simplify X. If the simplification changed the code, it is likely
5492 that further simplification will help, so loop, but limit the number
5493 of repetitions that will be performed. */
5496 {
5497 /* If X is sufficiently simple, don't bother trying to do anything
5498 with it. */
5507 /* We no longer know the original mode of operand 0 since we
5508 have changed the form of X) */
5510 }
5513 }
5514 \f
5515 /* If X is a commutative operation whose operands are not in the canonical
5516 order, use substitutions to swap them. */
5518 static void
5520 {
5523 {
5527 }
5528 }
5530 /* Simplify X, a piece of RTL. We just operate on the expression at the
5531 outer level; call `subst' to simplify recursively. Return the new
5532 expression.
5534 OP0_MODE is the original mode of XEXP (x, 0). IN_DEST is nonzero
5535 if we are inside a SET_DEST. IN_COND is nonzero if we are at the top level
5536 of a condition. */
5538 static rtx
5541 {
5544 rtx temp;
5547 /* If this is a commutative operation, put a constant last and a complex
5548 expression first. We don't need to do this for comparisons here. */
5551 /* Try to fold this expression in case we have constants that weren't
5552 present before. */
5555 {
5563 {
5566 {
5570 }
5573 }
5586 }
5589 {
5594 }
5596 /* If this is a simple operation applied to an IF_THEN_ELSE, try
5597 applying it to the arms of the IF_THEN_ELSE. This often simplifies
5598 things. Check for cases where both arms are testing the same
5599 condition.
5601 Don't do anything if all operands are very simple. */
5614 {
5619 /* If everything is a comparison, what we have is highly unlikely
5620 to be simpler, so don't use it. */
5623 {
5630 /* Simplify the alternative arms; this may collapse the true and
5631 false arms to store-flag values. Be careful to use copy_rtx
5632 here since true_rtx or false_rtx might share RTL with x as a
5633 result of the if_then_else_cond call above. */
5637 /* If true_rtx and false_rtx are not general_operands, an if_then_else
5638 is unlikely to be simpler. */
5641 {
5644 /* Restarting if we generate a store-flag expression will cause
5645 us to loop. Just drop through in this case. */
5647 /* If the result values are STORE_FLAG_VALUE and zero, we can
5648 just make the comparison operation. */
5659 /* Likewise, we can make the negate of a comparison operation
5660 if the result values are - STORE_FLAG_VALUE and zero. */
5668 mode);
5679 mode);
5680 else
5683 mode,
5684 VOIDmode,
5685 cond,
5686 cop1),
5691 }
5692 }
5693 }
5695 /* First see if we can apply the inverse distributive law. */
5698 {
5702 }
5704 /* If CODE is an associative operation not otherwise handled, see if we
5705 can associate some operands. This can win if they are constants or
5706 if they are logically related (i.e. (a & b) & a). */
5712 {
5714 {
5718 rtx inner;
5720 /* Make sure we pass the constant operand if any as the second
5721 one if this is a commutative operation. */
5729 /* For commutative operations, try the other pair if that one
5730 didn't simplify. */
5732 {
5737 }
5741 }
5742 }
5744 /* A little bit of algebraic simplification here. */
5746 {
5748 /* Ensure that our address has any ASHIFTs converted to MULT in case
5749 address-recognizing predicates are called later. */
5758 /* See if this can be moved to simplify_subreg. */
5761 /* Don't call gen_lowpart if the inner mode
5762 is VOIDmode and we cannot simplify it, as SUBREG without
5763 inner mode is invalid. */
5770 {
5771 rtx temp;
5777 /* If op is known to have all lower bits zero, the result is zero. */
5787 }
5789 /* Don't change the mode of the MEM if that would change the meaning
5790 of the address. */
5797 /* Note that we cannot do any narrowing for non-constants since
5798 we might have been counting on using the fact that some bits were
5799 zero. We now do this in the SET. */
5806 /* For C equal to the width of MODE minus 1, (neg (ashiftrt X C)) can be
5807 replaced by (lshiftrt X C). This will convert
5808 (neg (sign_extract X 1 Y)) to (zero_extract X 1 Y). */
5816 /* If X has only a single bit that might be nonzero, say, bit I, convert
5817 (neg X) to (ashiftrt (ashift X C-I) C-I) where C is the bitsize of
5818 MODE minus 1. This will convert (neg (zero_extract X 1 Y)) to
5819 (sign_extract X 1 Y). But only do this if TEMP isn't a register
5820 or a SUBREG of one since we'd be making the expression more
5821 complex if it was just a register. */
5827 {
5828 rtx temp1 = simplify_shift_const
5834 /* If all we did was surround TEMP with the two shifts, we
5835 haven't improved anything, so don't use it. Otherwise,
5836 we are better off with TEMP1. */
5841 }
5845 /* We can't handle truncation to a partial integer mode here
5846 because we don't know the real bitsize of the partial
5847 integer mode. */
5856 /* We can truncate a constant value and return it. */
5860 /* Similarly to what we do in simplify-rtx.c, a truncate of a register
5861 whose value is a comparison can be replaced with a subreg if
5862 STORE_FLAG_VALUE permits. */
5871 /* (const (const X)) can become (const X). Do it this way rather than
5872 returning the inner CONST since CONST can be shared with a
5873 REG_EQUAL note. */
5879 /* Convert (lo_sum (high FOO) FOO) to FOO. This is necessary so we
5880 can add in an offset. find_split_point will split this address up
5881 again if it doesn't match. */
5888 /* (plus (xor (and <foo> (const_int pow2 - 1)) <c>) <-c>)
5889 when c is (const_int (pow2 + 1) / 2) is a sign extension of a
5890 bit-field and can be replaced by either a sign_extend or a
5891 sign_extract. The `and' may be a zero_extend and the two
5892 <c>, -<c> constants may be reversed. */
5907 return simplify_shift_const
5914 /* If only the low-order bit of X is possibly nonzero, (plus x -1)
5915 can become (ashiftrt (ashift (xor x 1) C) C) where C is
5916 the bitsize of the mode - 1. This allows simplification of
5917 "a = (b & 8) == 0;" */
5929 /* If we are adding two things that have no bits in common, convert
5930 the addition into an IOR. This will often be further simplified,
5931 for example in cases like ((a & 1) + (a & 2)), which can
5932 become a & 3. */
5937 {
5938 /* Try to simplify the expression further. */
5942 /* If we could, great. If not, do not go ahead with the IOR
5943 replacement, since PLUS appears in many special purpose
5944 address arithmetic instructions. */
5952 }
5954 /* Canonicalize x + x into x << 1. */
5963 /* (minus <foo> (and <foo> (const_int -pow2))) becomes
5964 (and <foo> (const_int pow2-1)) */
5974 /* If we have (mult (plus A B) C), apply the distributive law and then
5975 the inverse distributive law to see if things simplify. This
5976 occurs mostly in addresses, often when unrolling loops. */
5979 {
5983 }
5985 /* Try simplify a*(b/c) as (a*b)/c. */
5988 {
5994 }
5998 /* If this is a divide by a power of two, treat it as a shift if
5999 its first operand is a shift. */
6017 /* If the first operand is a condition code, we can't do anything
6018 with it. */
6022 {
6030 /* Simplify our comparison, if possible. */
6033 /* If STORE_FLAG_VALUE is 1, we can convert (ne x 0) to simply X
6034 if only the low-order bit is possibly nonzero in X (such as when
6035 X is a ZERO_EXTRACT of one bit). Similarly, we can convert EQ to
6036 (xor X 1) or (minus 1 X); we use the former. Finally, if X is
6037 known to be either 0 or -1, NE becomes a NEG and EQ becomes
6038 (plus X 1).
6040 Remove any ZERO_EXTRACT we made when thinking this was a
6041 comparison. It may now be simpler to use, e.g., an AND. If a
6042 ZERO_EXTRACT is indeed appropriate, it will be placed back by
6043 the call to make_compound_operation in the SET case.
6045 Don't apply these optimizations if the caller would
6046 prefer a comparison rather than a value.
6047 E.g., for the condition in an IF_THEN_ELSE most targets need
6048 an explicit comparison. */
6051 ;
6067 {
6071 mode);
6072 }
6079 {
6083 const1_rtx);
6084 }
6092 {
6095 }
6097 /* If STORE_FLAG_VALUE is -1, we have cases similar to
6098 those above. */
6100 ;
6116 {
6120 mode);
6121 }
6129 {
6133 mode);
6134 }
6136 /* If X is 0/1, (eq X 0) is X-1. */
6142 {
6145 }
6147 /* If STORE_FLAG_VALUE says to just test the sign bit and X has just
6148 one bit that might be nonzero, we can convert (ne x 0) to
6149 (ashift x c) where C puts the bit in the sign bit. Remove any
6150 AND with STORE_FLAG_VALUE when we are done, since we are only
6151 going to test the sign bit. */
6158 {
6164 else
6166 }
6168 /* If the code changed, return a whole new comparison.
6169 We also need to avoid using SUBST in cases where
6170 simplify_comparison has widened a comparison with a CONST_INT,
6171 since in that case the wider CONST_INT may fail the sanity
6172 checks in do_SUBST. */
6179 /* Otherwise, keep this operation, but maybe change its operands.
6180 This also converts (ne (compare FOO BAR) 0) to (ne FOO BAR). */
6183 }
6193 /* If we are processing SET_DEST, we are done. */
6211 /* If this is a shift by a constant amount, simplify it. */
6219 (HOST_WIDE_INT_1U
6227 }
6230 }
6231 \f
6232 /* Simplify X, an IF_THEN_ELSE expression. Return the new expression. */
6234 static rtx
6236 {
6243 rtx temp;
6246 rtx reversed;
6248 /* Simplify storing of the truth value. */
6253 /* Also when the truth value has to be reversed. */
6259 /* Sometimes we can simplify the arm of an IF_THEN_ELSE if a register used
6260 in it is being compared against certain values. Get the true and false
6261 comparisons and see if that says anything about the value of each arm. */
6267 {
6268 HOST_WIDE_INT nzb;
6274 /* If FALSE_CODE is EQ, swap the codes and arms. */
6277 {
6280 }
6282 /* If we are comparing against zero and the expression being tested has
6283 only a single bit that might be nonzero, that is its value when it is
6284 not equal to zero. Similarly if it is known to be -1 or 0. */
6288 {
6291 }
6295 {
6298 }
6300 /* Now simplify an arm if we know the value of the register in the
6301 branch and it is used in the arm. Be careful due to the potential
6302 of locally-shared RTL. */
6319 }
6321 /* If we have (if_then_else FOO (pc) (label_ref BAR)) and FOO can be
6322 reversed, do so to avoid needing two sets of patterns for
6323 subtract-and-branch insns. Similarly if we have a constant in the true
6324 arm, the false arm is the same as the first operand of the comparison, or
6325 the false arm is more complicated than the true arm. */
6338 {
6347 /* It is possible that the conditional has been simplified out. */
6350 }
6352 /* If the two arms are identical, we don't need the comparison. */
6357 /* Convert a == b ? b : a to "a". */
6369 /* Look for cases where we have (abs x) or (neg (abs X)). */
6372 && comparison_p
6379 {
6385 return
6388 mode);
6391 }
6393 /* Look for MIN or MAX. */
6396 && comparison_p
6401 {
6416 }
6418 /* If we have (if_then_else COND (OP Z C1) Z) and OP is an identity when its
6419 second operand is zero, this can be done as (OP Z (mult COND C2)) where
6420 C2 = C1 * STORE_FLAG_VALUE. Similarly if OP has an outer ZERO_EXTEND or
6421 SIGN_EXTEND as long as Z is already extended (so we don't destroy it).
6422 We can do this kind of thing in some cases when STORE_FLAG_VALUE is
6423 neither 1 or -1, but it isn't worth checking for. */
6426 && comparison_p
6429 {
6445 /* If an identity-zero op is commutative, check whether there
6446 would be a match if we swapped the operands. */
6466 {
6470 }
6482 {
6486 }
6502 {
6506 }
6518 {
6522 }
6525 {
6531 const_true_rtx));
6539 }
6540 }
6542 /* If we have (if_then_else (ne A 0) C1 0) and either A is known to be 0 or
6543 1 and C1 is a single bit or A is known to be 0 or -1 and C1 is the
6544 negation of a single bit, we can convert this operation to a shift. We
6545 can actually do this more generally, but it doesn't seem worth it. */
6554 return
6558 /* (IF_THEN_ELSE (NE A 0) C1 0) is A or a zero-extend of A if the only
6559 non-zero bit in A is C1. */
6566 {
6573 }
6576 }
6577 \f
6578 /* Simplify X, a SET expression. Return the new expression. */
6580 static rtx
6582 {
6585 machine_mode mode
6590 /* (set (pc) (return)) gets written as (return). */
6594 /* Now that we know for sure which bits of SRC we are using, see if we can
6595 simplify the expression for the object knowing that we only need the
6596 low-order bits. */
6599 {
6602 }
6604 /* If we are setting CC0 or if the source is a COMPARE, look for the use of
6605 the comparison result and try to simplify it unless we already have used
6606 undobuf.other_insn. */
6614 {
6623 {
6626 {
6629 }
6630 }
6631 else
6639 {
6643 }
6644 else
6645 {
6650 /* Attempt to simplify CC user. */
6652 {
6656 }
6658 /* Convert X into a no-op move. */
6662 }
6664 /* Simplify our comparison, if possible. */
6667 #ifdef SELECT_CC_MODE
6668 /* If this machine has CC modes other than CCmode, check to see if we
6669 need to use a different CC mode here. */
6678 else
6681 /* If the mode changed, we have to change SET_DEST, the mode in the
6682 compare, and the mode in the place SET_DEST is used. If SET_DEST is
6683 a hard register, just build new versions with the proper mode. If it
6684 is a pseudo, we lose unless it is only time we set the pseudo, in
6685 which case we can safely change its mode. */
6687 {
6689 {
6691 rtx new_dest;
6695 else
6696 {
6699 }
6706 }
6707 }
6710 /* If the code changed, we have to build a new comparison in
6711 undobuf.other_insn. */
6713 {
6722 /* If the only change we made was to change an EQ into an NE or
6723 vice versa, OP0 has only one bit that might be nonzero, and OP1
6724 is zero, check if changing the user of the condition code will
6725 produce a valid insn. If it won't, we can keep the original code
6726 in that insn by surrounding our operation with an XOR. */
6733 {
6738 {
6745 }
6746 }
6747 }
6752 /* Don't generate a compare of a CC with 0, just use that CC. */
6754 {
6757 }
6758 /* Otherwise, if we didn't previously have the same COMPARE we
6759 want, create it from scratch. */
6762 {
6765 }
6766 }
6767 else
6768 {
6769 /* Get SET_SRC in a form where we have placed back any
6770 compound expressions. Then do the checks below. */
6773 }
6775 /* If we have (set x (subreg:m1 (op:m2 ...) 0)) with OP being some operation,
6776 and X being a REG or (subreg (reg)), we may be able to convert this to
6777 (set (subreg:m2 x) (op)).
6779 We can always do this if M1 is narrower than M2 because that means that
6780 we only care about the low bits of the result.
6782 However, on machines without WORD_REGISTER_OPERATIONS defined, we cannot
6783 perform a narrower operation than requested since the high-order bits will
6784 be undefined. On machine where it is defined, this transformation is safe
6785 as long as M1 and M2 have the same number of words. */
6793 && (WORD_REGISTER_OPERATIONS
6796 #ifdef CANNOT_CHANGE_MODE_CLASS
6801 #endif
6805 {
6808 dest));
6812 }
6814 /* If we have (set (cc0) (subreg ...)), we try to remove the subreg
6815 in SRC. */
6821 {
6825 /* Here we make sure that we don't have a sign bit on. */
6828 {
6831 }
6832 }
6834 /* If we have (set FOO (subreg:M (mem:N BAR) 0)) with M wider than N, this
6835 would require a paradoxical subreg. Replace the subreg with a
6836 zero_extend to avoid the reload that would otherwise be required. */
6842 {
6847 }
6849 /* If we don't have a conditional move, SET_SRC is an IF_THEN_ELSE, and we
6850 are comparing an item known to be 0 or -1 against 0, use a logical
6851 operation instead. Check for one of the arms being an IOR of the other
6852 arm with some value. We compute three terms to be IOR'ed together. In
6853 practice, at most two will be nonzero. Then we do the IOR's. */
6861 && (!HAVE_conditional_move
6867 {
6893 false_rtx);
6899 term3));
6902 }
6904 /* If either SRC or DEST is a CLOBBER of (const_int 0), make this
6905 whole thing fail. */
6910 else
6911 /* Convert this into a field assignment operation, if possible. */
6913 }
6914 \f
6915 /* Simplify, X, and AND, IOR, or XOR operation, and return the simplified
6916 result. */
6918 static rtx
6920 {
6926 {
6928 /* We can call simplify_and_const_int only if we don't lose
6929 any (sign) bits when converting INTVAL (op1) to
6930 "unsigned HOST_WIDE_INT". */
6934 {
6941 }
6943 /* If we have any of (and (ior A B) C) or (and (xor A B) C),
6944 apply the distributive law and then the inverse distributive
6945 law to see if things simplify. */
6947 {
6951 }
6953 {
6957 }
6961 /* If we have (ior (and A B) C), apply the distributive law and then
6962 the inverse distributive law to see if things simplify. */
6965 {
6969 }
6972 {
6976 }
6981 }
6984 }
6985 \f
6986 /* We consider ZERO_EXTRACT, SIGN_EXTRACT, and SIGN_EXTEND as "compound
6987 operations" because they can be replaced with two more basic operations.
6988 ZERO_EXTEND is also considered "compound" because it can be replaced with
6989 an AND operation, which is simpler, though only one operation.
6991 The function expand_compound_operation is called with an rtx expression
6992 and will convert it to the appropriate shifts and AND operations,
6993 simplifying at each stage.
6995 The function make_compound_operation is called to convert an expression
6996 consisting of shifts and ANDs into the equivalent compound expression.
6997 It is the inverse of this function, loosely speaking. */
6999 static rtx
7001 {
7005 rtx tem;
7008 {
7011 /* FALLTHRU */
7013 /* We can't necessarily use a const_int for a multiword mode;
7014 it depends on implicitly extending the value.
7015 Since we don't know the right way to extend it,
7016 we can't tell whether the implicit way is right.
7018 Even for a mode that is no wider than a const_int,
7019 we can't win, because we need to sign extend one of its bits through
7020 the rest of it, and we don't know which bit. */
7024 /* Return if (subreg:MODE FROM 0) is not a safe replacement for
7025 (zero_extend:MODE FROM) or (sign_extend:MODE FROM). It is for any MEM
7026 because (SUBREG (MEM...)) is guaranteed to cause the MEM to be
7027 reloaded. If not for that, MEM's would very rarely be safe.
7029 Reject MODEs bigger than a word, because we might not be able
7030 to reference a two-register group starting with an arbitrary register
7031 (and currently gen_lowpart might crash for a SUBREG). */
7036 /* Reject MODEs that aren't scalar integers because turning vector
7037 or complex modes into shifts causes problems. */
7043 /* If the inner object has VOIDmode (the only way this can happen
7044 is if it is an ASM_OPERANDS), we can't do anything since we don't
7045 know how much masking to do. */
7054 /* fall through */
7057 /* If the operand is a CLOBBER, just return it. */
7066 /* Reject MODEs that aren't scalar integers because turning vector
7067 or complex modes into shifts causes problems. */
7075 /* This should stay within the object being extracted, fail otherwise. */
7086 }
7087 /* Convert sign extension to zero extension, if we know that the high
7088 bit is not set, as this is easier to optimize. It will be converted
7089 back to cheaper alternative in make_extraction. */
7097 {
7102 /* Make sure this is a profitable operation. */
7109 else
7111 }
7113 /* We can optimize some special cases of ZERO_EXTEND. */
7115 {
7116 /* (zero_extend:DI (truncate:SI foo:DI)) is just foo:DI if we
7117 know that the last value didn't have any inappropriate bits
7118 set. */
7126 /* Likewise for (zero_extend:DI (subreg:SI foo:DI 0)). */
7135 /* (zero_extend:DI (truncate:SI foo:DI)) is just foo:DI when foo
7136 is a comparison and STORE_FLAG_VALUE permits. This is like
7137 the first case, but it works even when GET_MODE (x) is larger
7138 than HOST_WIDE_INT. */
7147 /* Likewise for (zero_extend:DI (subreg:SI foo:DI 0)). */
7157 }
7159 /* If we reach here, we want to return a pair of shifts. The inner
7160 shift is a left shift of BITSIZE - POS - LEN bits. The outer
7161 shift is a right shift of BITSIZE - LEN bits. It is arithmetic or
7162 logical depending on the value of UNSIGNEDP.
7164 If this was a ZERO_EXTEND or ZERO_EXTRACT, this pair of shifts will be
7165 converted into an AND of a shift.
7167 We must check for the case where the left shift would have a negative
7168 count. This can happen in a case like (x >> 31) & 255 on machines
7169 that can't shift by a constant. On those machines, we would first
7170 combine the shift with the AND to produce a variable-position
7171 extraction. Then the constant of 31 would be substituted in
7172 to produce such a position. */
7176 {
7185 }
7192 else
7193 /* Any other cases we can't handle. */
7196 /* If we couldn't do this for some reason, return the original
7197 expression. */
7202 }
7203 \f
7204 /* X is a SET which contains an assignment of one object into
7205 a part of another (such as a bit-field assignment, STRICT_LOW_PART,
7206 or certain SUBREGS). If possible, convert it into a series of
7207 logical operations.
7209 We half-heartedly support variable positions, but do not at all
7210 support variable lengths. */
7212 static const_rtx
7214 {
7215 rtx inner;
7219 machine_mode compute_mode;
7221 /* Loop until we find something we can't simplify. */
7223 {
7226 {
7230 }
7233 {
7238 /* A constant position should stay within the width of INNER. */
7244 {
7252 /* If position is ADJUST - X, new position is X. */
7254 else
7255 {
7260 pos);
7261 }
7262 }
7263 }
7265 /* A SUBREG between two modes that occupy the same numbers of words
7266 can be done by moving the SUBREG to the source. */
7268 /* We need SUBREGs to compute nonzero_bits properly. */
7269 && nonzero_sign_valid
7274 {
7276 gen_lowpart
7280 }
7281 else
7289 /* Don't attempt bitwise arithmetic on non scalar integer modes. */
7291 {
7292 machine_mode imode;
7294 /* Don't do anything for vector or complex integral types. */
7298 /* Try to find an integral mode to pun with. */
7305 }
7307 /* Compute a mask of LEN bits, if we can do this on the host machine. */
7311 /* Don't try to compute in too wide unsupported modes. */
7315 /* Now compute the equivalent expression. Make a copy of INNER
7316 for the SET_DEST in case it is a MEM into which we will substitute;
7317 we don't want shared RTL in that case. */
7319 compute_mode);
7323 compute_mode,
7325 compute_mode),
7326 inner);
7331 mask),
7332 pos);
7337 }
7340 }
7341 \f
7342 /* Return an RTX for a reference to LEN bits of INNER. If POS_RTX is nonzero,
7343 it is an RTX that represents the (variable) starting position; otherwise,
7344 POS is the (constant) starting bit position. Both are counted from the LSB.
7346 UNSIGNEDP is nonzero for an unsigned reference and zero for a signed one.
7348 IN_DEST is nonzero if this is a reference in the destination of a SET.
7349 This is used when a ZERO_ or SIGN_EXTRACT isn't needed. If nonzero,
7350 a STRICT_LOW_PART will be used, if zero, ZERO_EXTEND or SIGN_EXTEND will
7351 be used.
7353 IN_COMPARE is nonzero if we are in a COMPARE. This means that a
7354 ZERO_EXTRACT should be built even for bits starting at bit 0.
7356 MODE is the desired mode of the result (if IN_DEST == 0).
7358 The result is an RTX for the extraction or NULL_RTX if the target
7359 can't handle it. */
7361 static rtx
7365 {
7366 /* This mode describes the size of the storage area
7367 to fetch the overall value from. Within that, we
7368 ignore the POS lowest bits, etc. */
7370 machine_mode inner_mode;
7371 machine_mode wanted_inner_mode;
7378 HOST_WIDE_INT orig_pos;
7384 {
7385 /* If going from (subreg:SI (mem:QI ...)) to (mem:QI ...),
7386 consider just the QI as the memory to extract from.
7387 The subreg adds or removes high bits; its mode is
7388 irrelevant to the meaning of this extraction,
7389 since POS and LEN count from the lsb. */
7393 }
7398 {
7399 /* We're extracting the least significant bits of an rtx
7400 (ashift X (const_int C)), where LEN > C. Extract the
7401 least significant (LEN - C) bits of X, giving an rtx
7402 whose mode is MODE, then shift it left C times. */
7408 }
7414 /* See if this can be done without an extraction. We never can if the
7415 width of the field is not the same as that of some integer mode. For
7416 registers, we can only avoid the extraction if the position is at the
7417 low-order bit and this is either not in the destination or we have the
7418 appropriate STRICT_LOW_PART operation available.
7420 For MEM, we can avoid an extract if the field starts on an appropriate
7421 boundary and we can change the mode of the memory reference. */
7431 && (! in_dest
7435 && (pos
7438 /* We can't do this if we are widening INNER_MODE (it
7439 may not be aligned, for one thing). */
7445 {
7446 /* If INNER is a MEM, make a new MEM that encompasses just the desired
7447 field. If the original and current mode are the same, we need not
7448 adjust the offset. Otherwise, we do if bytes big endian.
7450 If INNER is not a MEM, get a piece consisting of just the field
7451 of interest (in this case POS % BITS_PER_WORD must be 0). */
7454 {
7455 HOST_WIDE_INT offset;
7457 /* POS counts from lsb, but make OFFSET count in memory order. */
7460 else
7464 }
7466 {
7468 {
7469 /* We can't call gen_lowpart in a DEST since we
7470 always want a SUBREG (see below) and it would sometimes
7471 return a new hard register. */
7473 {
7488 /* Avoid creating invalid subregs, for example when
7489 simplifying (x>>32)&255. */
7494 }
7495 else
7497 }
7498 else
7500 }
7501 else
7503 len >= HOST_BITS_PER_WIDE_INT
7504 ? HOST_WIDE_INT_M1U
7507 /* If this extraction is going into the destination of a SET,
7508 make a STRICT_LOW_PART unless we made a MEM. */
7523 /* If we know that no extraneous bits are set, and that the high
7524 bit is not set, convert the extraction to the cheaper of
7525 sign and zero extension, that are equivalent in these cases. */
7531 {
7535 /* Prefer ZERO_EXTENSION, since it gives more information to
7536 backends. */
7541 }
7543 /* Otherwise, sign- or zero-extend unless we already are in the
7544 proper mode. */
7548 }
7550 /* Unless this is a COMPARE or we have a funny memory reference,
7551 don't do anything with zero-extending field extracts starting at
7552 the low-order bit since they are simple AND operations. */
7557 /* Unless INNER is not MEM, reject this if we would be spanning bytes or
7558 if the position is not a constant and the length is not 1. In all
7559 other cases, we would only be going outside our object in cases when
7560 an original shift would have been undefined. */
7569 /* If INNER is not from memory, we want it to have the mode of a register
7570 extraction pattern's structure operand, or word_mode if there is no
7571 such pattern. The same applies to extraction_mode and pos_mode
7572 and their respective operands.
7574 For memory, assume that the desired extraction_mode and pos_mode
7575 are the same as for a register operation, since at present we don't
7576 have named patterns for aligned memory structures. */
7580 {
7584 }
7586 /* Never narrow an object, since that might not be safe. */
7594 else
7595 {
7596 /* Be careful not to go beyond the extracted object and maintain the
7597 natural alignment of the memory. */
7601 {
7604 }
7605 }
7610 {
7611 /* POS is passed as if BITS_BIG_ENDIAN == 0, so we need to convert it to
7612 BITS_BIG_ENDIAN style. If position is constant, compute new
7613 position. Otherwise, build subtraction.
7614 Note that POS is relative to the mode of the original argument.
7615 If it's a MEM we need to recompute POS relative to that.
7616 However, if we're extracting from (or inserting into) a register,
7617 we want to recompute POS relative to wanted_inner_mode. */
7624 else
7625 pos_rtx
7628 pos_rtx);
7629 /* POS may be less than 0 now, but we check for that below.
7630 Note that it can only be less than 0 if !MEM_P (inner). */
7631 }
7633 /* If INNER has a wider mode, and this is a constant extraction, try to
7634 make it smaller and adjust the byte to point to the byte containing
7635 the value. */
7638 && ! pos_rtx
7643 {
7646 /* The computations below will be correct if the machine is big
7647 endian in both bits and bytes or little endian in bits and bytes.
7648 If it is mixed, we must adjust. */
7650 /* If bytes are big endian and we had a paradoxical SUBREG, we must
7651 adjust OFFSET to compensate. */
7656 /* We can now move to the desired byte. */
7667 }
7669 /* If INNER is not memory, get it into the proper mode. If we are changing
7670 its mode, POS must be a constant and smaller than the size of the new
7671 mode. */
7673 {
7674 /* On the LHS, don't create paradoxical subregs implicitely truncating
7675 the register unless TRULY_NOOP_TRUNCATION. */
7678 wanted_inner_mode))
7690 pos_rtx
7692 ? HOST_WIDE_INT_M1U
7696 }
7698 /* Adjust mode of POS_RTX, if needed. If we want a wider mode, we
7699 have to zero extend. Otherwise, we can just use a SUBREG. */
7702 {
7706 /* If we know that no extraneous bits are set, and that the high
7707 bit is not set, convert extraction to cheaper one - either
7708 SIGN_EXTENSION or ZERO_EXTENSION, that are equivalent in these
7709 cases. */
7717 {
7721 /* Prefer ZERO_EXTENSION, since it gives more information to
7722 backends. */
7726 }
7728 }
7730 /* Make POS_RTX unless we already have it and it is correct. If we don't
7731 have a POS_RTX but we do have an ORIG_POS_RTX, the latter must
7732 be a CONST_INT. */
7739 /* Make the required operation. See if we can use existing rtx. */
7746 }
7747 \f
7748 /* See if X contains an ASHIFT of COUNT or more bits that can be commuted
7749 with any other operations in X. Return X without that shift if so. */
7751 static rtx
7753 {
7756 rtx tem;
7759 {
7761 /* This is the shift itself. If it is wide enough, we will return
7762 either the value being shifted if the shift count is equal to
7763 COUNT or a shift for the difference. */
7777 /* If we can safely shift this constant and we find the inner shift,
7778 make a new operation. */
7783 {
7787 }
7792 }
7795 }
7796 \f
7797 /* Subroutine of make_compound_operation. *X_PTR is the rtx at the current
7798 level of the expression and MODE is its mode. IN_CODE is as for
7799 make_compound_operation. *NEXT_CODE_PTR is the value of IN_CODE
7800 that should be used when recursing on operands of *X_PTR.
7802 There are two possible actions:
7804 - Return null. This tells the caller to recurse on *X_PTR with IN_CODE
7805 equal to *NEXT_CODE_PTR, after which *X_PTR holds the final value.
7807 - Return a new rtx, which the caller returns directly. */
7809 static rtx
7813 {
7821 rtx tem;
7825 {
7828 }
7830 /* Process depending on the code of this operation. If NEW is set
7831 nonzero, it will be returned. */
7834 {
7836 /* Convert shifts by constants into multiplications if inside
7837 an address. */
7841 {
7847 {
7850 }
7853 }
7862 {
7866 }
7869 {
7873 mode));
7875 }
7876 else
7877 {
7880 }
7890 {
7894 }
7897 {
7901 mode));
7903 }
7904 else
7905 {
7909 }
7912 /* If the second operand is not a constant, we can't do anything
7913 with it. */
7917 /* If the constant is a power of two minus one and the first operand
7918 is a logical right shift, make an extraction. */
7921 {
7925 }
7927 /* Same as previous, but for (subreg (lshiftrt ...)) in first op. */
7932 {
7941 {
7942 /* If we narrowed the mode when dropping the subreg, then
7943 we must zero-extend to keep the semantics of the AND. */
7945 ;
7949 else
7951 }
7953 /* If that didn't give anything, see if the AND simplifies on
7954 its own. */
7956 {
7960 }
7961 }
7962 /* Same as previous, but for (xor/ior (lshiftrt...) (lshiftrt...)). */
7968 {
7969 /* Apply the distributive law, and then try to make extractions. */
7976 }
7978 /* If we are have (and (rotate X C) M) and C is larger than the number
7979 of bits in M, this is an extraction. */
7985 {
7991 }
7993 /* On machines without logical shifts, if the operand of the AND is
7994 a logical shift and our mask turns off all the propagated sign
7995 bits, we can replace the logical shift with an arithmetic shift. */
8003 {
8010 make_compound_operation
8013 }
8015 /* If the constant is one less than a power of two, this might be
8016 representable by an extraction even if no shift is present.
8017 If it doesn't end up being a ZERO_EXTEND, we will ignore it unless
8018 we are in a COMPARE. */
8022 next_code),
8025 /* If we are in a comparison and this is an AND with a power of two,
8026 convert this into the appropriate bit extract. */
8032 next_code),
8035 /* If the one operand is a paradoxical subreg of a register or memory and
8036 the constant (limited to the smaller mode) has only zero bits where
8037 the sub expression has known zero bits, this can be expressed as
8038 a zero_extend. */
8040 {
8041 rtx sub;
8047 {
8051 /* original AND constant with all the known zero bits set */
8054 {
8059 }
8060 }
8061 }
8066 /* If the sign bit is known to be zero, replace this with an
8067 arithmetic shift. */
8072 {
8075 next_code),
8078 }
8080 /* fall through */
8086 /* If we have (ashiftrt (ashift foo C1) C2) with C2 >= C1,
8087 this is a SIGN_EXTRACT. */
8094 {
8101 }
8103 /* See if we have operations between an ASHIFTRT and an ASHIFT.
8104 If so, try to merge the shifts into a SIGN_EXTEND. We could
8105 also do this for some cases of SIGN_EXTRACT, but it doesn't
8106 seem worth the effort; the case checked for occurs on Alpha. */
8123 /* Call ourselves recursively on the inner expression. If we are
8124 narrowing the object and it has a different RTL code from
8125 what it originally did, do this SUBREG as a force_to_mode. */
8126 {
8130 /* If the SUBREG is masking of a logical right shift,
8131 make an extraction. */
8138 {
8147 }
8149 /* If in_code is COMPARE, it isn't always safe to pass it through
8150 to the recursive make_compound_operation call. */
8154 /* (subreg:SI (and:DI (reg:DI) (const_int 0x800000000)) 0)
8155 is (const_int 0), rather than
8156 (subreg:SI (lshiftrt:DI (reg:DI) (const_int 35)) 0). */
8166 simplified
8174 {
8175 rtx newer
8178 /* If we have something other than a SUBREG, we might have
8179 done an expansion, so rerun ourselves. */
8183 /* force_to_mode can expand compounds. If it just re-expanded the
8184 compound, use gen_lowpart to convert to the desired mode. */
8186 /* Likewise if it re-expanded the compound only partially.
8187 This happens for SUBREG of ZERO_EXTRACT if they extract
8188 the same number of bits. */
8197 }
8201 }
8206 }
8212 }
8214 /* Look at the expression rooted at X. Look for expressions
8215 equivalent to ZERO_EXTRACT, SIGN_EXTRACT, ZERO_EXTEND, SIGN_EXTEND.
8216 Form these expressions.
8218 Return the new rtx, usually just X.
8220 Also, for machines like the VAX that don't have logical shift insns,
8221 try to convert logical to arithmetic shift operations in cases where
8222 they are equivalent. This undoes the canonicalizations to logical
8223 shifts done elsewhere.
8225 We try, as much as possible, to re-use rtl expressions to save memory.
8227 IN_CODE says what kind of expression we are processing. Normally, it is
8228 SET. In a memory address it is MEM. When processing the arguments of
8229 a comparison or a COMPARE against zero, it is COMPARE, or EQ if more
8230 precisely it is an equality comparison against zero. */
8232 rtx
8234 {
8241 /* Select the code to be used in recursive calls. Once we are inside an
8242 address, we stay there. If we have a comparison, set to COMPARE,
8243 but once inside, go back to our default of SET. */
8251 {
8257 }
8259 /* Now recursively process each operand of this operation. We need to
8260 handle ZERO_EXTEND specially so that we don't lose track of the
8261 inner mode. */
8263 {
8271 }
8276 {
8279 }
8282 {
8285 }
8289 }
8290 \f
8291 /* Given M see if it is a value that would select a field of bits
8292 within an item, but not the entire word. Return -1 if not.
8293 Otherwise, return the starting position of the field, where 0 is the
8294 low-order bit.
8296 *PLEN is set to the length of the field. */
8298 static int
8300 {
8301 /* Get the bit number of the first 1 bit from the right, -1 if none. */
8306 /* Now shift off the low-order zero bits and see if we have a
8307 power of two minus 1. */
8315 }
8316 \f
8317 /* If X refers to a register that equals REG in value, replace these
8318 references with REG. */
8319 static rtx
8321 {
8329 {
8362 /* FALLTHRU */
8366 {
8370 else
8372 }
8374 /* fall through */
8381 {
8384 {
8386 {
8389 }
8391 }
8392 }
8394 {
8397 {
8400 {
8402 {
8405 }
8407 }
8408 }
8409 }
8412 }
8415 }
8417 /* Return X converted to MODE. If the value is already truncated to
8418 MODE we can just return a subreg even though in the general case we
8419 would need an explicit truncation. */
8421 static rtx
8423 {
8428 {
8429 /* Bit-cast X into an integer mode. */
8434 }
8437 }
8439 /* See if X can be simplified knowing that we will only refer to it in
8440 MODE and will only refer to those bits that are nonzero in MASK.
8441 If other bits are being computed or if masking operations are done
8442 that select a superset of the bits in MASK, they can sometimes be
8443 ignored.
8445 Return a possibly simplified expression, but always convert X to
8446 MODE. If X is a CONST_INT, AND the CONST_INT with MASK.
8448 If JUST_SELECT is nonzero, don't optimize by noticing that bits in MASK
8449 are all off in X. This is used when X will be complemented, by either
8450 NOT, NEG, or XOR. */
8452 static rtx
8455 {
8458 machine_mode op_mode;
8462 /* If this is a CALL or ASM_OPERANDS, don't do anything. Some of the
8463 code below will do the wrong thing since the mode of such an
8464 expression is VOIDmode.
8466 Also do nothing if X is a CLOBBER; this can happen if X was
8467 the return value from a call to gen_lowpart. */
8471 /* We want to perform the operation in its present mode unless we know
8472 that the operation is valid in MODE, in which case we do the operation
8473 in MODE. */
8478 /* It is not valid to do a right-shift in a narrower mode
8479 than the one it came in with. */
8484 /* Truncate MASK to fit OP_MODE. */
8488 /* When we have an arithmetic operation, or a shift whose count we
8489 do not know, we need to assume that all bits up to the highest-order
8490 bit in MASK will be needed. This is how we form such a mask. */
8493 else
8497 /* Determine what bits of X are guaranteed to be (non)zero. */
8500 /* If none of the bits in X are needed, return a zero. */
8504 /* If X is a CONST_INT, return a new one. Do this here since the
8505 test below will fail. */
8507 {
8510 else
8511 {
8514 }
8515 }
8517 /* If X is narrower than MODE and we want all the bits in X's mode, just
8518 get X in the proper mode. */
8523 /* We can ignore the effect of a SUBREG if it narrows the mode or
8524 if the constant masks to zero all the bits the mode doesn't have. */
8534 /* The arithmetic simplifications here only work for scalar integer modes. */
8539 {
8541 /* If X is a (clobber (const_int)), return it since we know we are
8542 generating something that won't match. */
8555 /* Similarly for a truncate. */
8559 /* If this is an AND with a constant, convert it into an AND
8560 whose constant is the AND of that constant with MASK. If it
8561 remains an AND of MASK, delete it since it is redundant. */
8564 {
8568 /* If X is still an AND, see if it is an AND with a mask that
8569 is just some low-order bits. If so, and it is MASK, we don't
8570 need it. */
8577 /* If it remains an AND, try making another AND with the bits
8578 in the mode mask that aren't in MASK turned on. If the
8579 constant in the AND is wide enough, this might make a
8580 cheaper constant. */
8585 {
8586 unsigned HOST_WIDE_INT cval
8589 rtx y;
8596 }
8599 }
8604 /* In (and (plus FOO C1) M), if M is a mask that just turns off
8605 low-order bits (as in an alignment operation) and FOO is already
8606 aligned to that boundary, mask C1 to that boundary as well.
8607 This may eliminate that PLUS and, later, the AND. */
8609 {
8613 /* If MODE is narrower than HOST_WIDE_INT and mask is a negative
8614 number, sign extend it. */
8627 }
8629 /* fall through */
8632 /* Substituting into the operands of a widening MULT is not likely to
8633 create RTL matching a machine insn. */
8643 /* For PLUS, MINUS and MULT, we need any bits less significant than the
8644 most significant bit in MASK since carries from those bits will
8645 affect the bits we are interested in. */
8650 /* If X is (minus C Y) where C's least set bit is larger than any bit
8651 in the mask, then we may replace with (neg Y). */
8654 {
8658 }
8660 /* Similarly, if C contains every bit in the fuller_mask, then we may
8661 replace with (not Y). */
8664 {
8668 }
8675 /* If X is (ior (lshiftrt FOO C1) C2), try to commute the IOR and
8676 LSHIFTRT so we end up with an (and (lshiftrt (ior ...) ...) ...)
8677 operation which may be a bitfield extraction. Ensure that the
8678 constant we form is not wider than the mode of X. */
8690 {
8699 }
8701 binop:
8702 /* For most binary operations, just propagate into the operation and
8703 change the mode if we have an operation of that mode. */
8708 /* If we ended up truncating both operands, truncate the result of the
8709 operation instead. */
8712 {
8715 }
8725 /* For left shifts, do the same, but just for the first operand.
8726 However, we cannot do anything with shifts where we cannot
8727 guarantee that the counts are smaller than the size of the mode
8728 because such a count will have a different meaning in a
8729 wider mode. */
8739 /* If the shift count is a constant and we can do arithmetic in
8740 the mode of the shift, refine which bits we need. Otherwise, use the
8741 conservative form of the mask. */
8747 else
8759 /* Here we can only do something if the shift count is a constant,
8760 this shift constant is valid for the host, and we can do arithmetic
8761 in OP_MODE. */
8767 {
8771 /* Select the mask of the bits we need for the shift operand. */
8774 /* We can only change the mode of the shift if we can do arithmetic
8775 in the mode of the shift and INNER_MASK is no wider than the
8776 width of X's mode. */
8784 }
8786 /* If we have (and (lshiftrt FOO C1) C2) where the combination of the
8787 shift and AND produces only copies of the sign bit (C2 is one less
8788 than a power of two), we can do this with just a shift. */
8792 /* The shift puts one of the sign bit copies in the least significant
8793 bit. */
8798 /* Number of bits left after the shift must be more than the mask
8799 needs. */
8802 /* Must be more sign bit copies than the mask needs. */
8812 /* If we are just looking for the sign bit, we don't need this shift at
8813 all, even if it has a variable count. */
8817 /* If this is a shift by a constant, get a mask that contains those bits
8818 that are not copies of the sign bit. We then have two cases: If
8819 MASK only includes those bits, this can be a logical shift, which may
8820 allow simplifications. If MASK is a single-bit field not within
8821 those bits, we are requesting a copy of the sign bit and hence can
8822 shift the sign bit to the appropriate location. */
8826 {
8829 /* If the considered data is wider than HOST_WIDE_INT, we can't
8830 represent a mask for all its bits in a single scalar.
8831 But we only care about the lower bits, so calculate these. */
8834 {
8837 /* GET_MODE_PRECISION (GET_MODE (x)) - INTVAL (XEXP (x, 1))
8838 is the number of bits a full-width mask would have set.
8839 We need only shift if these are fewer than nonzero can
8840 hold. If not, we must keep all bits set in nonzero. */
8845 + HOST_BITS_PER_WIDE_INT
8847 }
8848 else
8849 {
8852 }
8855 {
8860 }
8863 {
8864 x = simplify_shift_const
8870 }
8871 }
8873 /* If MASK is 1, convert this to an LSHIFTRT. This can be done
8874 even if the shift count isn't a constant. */
8879 shiftrt:
8881 /* If this is a zero- or sign-extension operation that just affects bits
8882 we don't care about, remove it. Be sure the call above returned
8883 something that is still a shift. */
8893 next_select);
8899 /* If the shift count is constant and we can do computations
8900 in the mode of X, compute where the bits we care about are.
8901 Otherwise, we can't do anything. Don't change the mode of
8902 the shift or propagate MODE into the shift, though. */
8905 {
8915 }
8919 /* If we just want the low-order bit, the NEG isn't needed since it
8920 won't change the low-order bit. */
8924 /* We need any bits less significant than the most significant bit in
8925 MASK since carries from those bits will affect the bits we are
8926 interested in. */
8931 /* (not FOO) is (xor FOO CONST), so if FOO is an LSHIFTRT, we can do the
8932 same as the XOR case above. Ensure that the constant we form is not
8933 wider than the mode of X. */
8941 {
8950 }
8952 /* (and (not FOO) CONST) is (not (or FOO (not CONST))), so we must
8953 use the full mask inside the NOT. */
8956 unop:
8959 next_select));
8965 /* (and (ne FOO 0) CONST) can be (and FOO CONST) if CONST is included
8966 in STORE_FLAG_VALUE and FOO has a single bit that might be nonzero,
8967 which is equal to STORE_FLAG_VALUE. */
8979 /* We have no way of knowing if the IF_THEN_ELSE can itself be
8980 written in a narrower mode. We play it safe and do not do so. */
8996 }
8998 /* Ensure we return a value of the proper mode. */
9000 }
9001 \f
9002 /* Return nonzero if X is an expression that has one of two values depending on
9003 whether some other value is zero or nonzero. In that case, we return the
9004 value that is being tested, *PTRUE is set to the value if the rtx being
9005 returned has a nonzero value, and *PFALSE is set to the other alternative.
9007 If we return zero, we set *PTRUE and *PFALSE to X. */
9009 static rtx
9011 {
9017 /* If we are comparing a value against zero, we are done. */
9020 {
9024 }
9026 /* If this is a unary operation whose operand has one of two values, apply
9027 our opcode to compute those values. */
9030 {
9035 }
9037 /* If this is a COMPARE, do nothing, since the IF_THEN_ELSE we would
9038 make can't possibly match and would suppress other optimizations. */
9040 ;
9042 /* If this is a binary operation, see if either side has only one of two
9043 values. If either one does or if both do and they are conditional on
9044 the same value, compute the new true and false values. */
9046 {
9052 {
9053 /* If if_then_else_cond returned zero, then true/false are the
9054 same rtl. We must copy one of them to prevent invalid rtl
9055 sharing. */
9062 {
9067 }
9068 else
9069 {
9072 }
9075 }
9077 /* See if we have PLUS, IOR, XOR, MINUS or UMAX, where one of the
9078 operands is zero when the other is nonzero, and vice-versa,
9079 and STORE_FLAG_VALUE is 1 or -1. */
9085 {
9102 {
9109 const_true_rtx);
9111 }
9112 }
9114 /* Similarly for MULT, AND and UMIN, except that for these the result
9115 is always zero. */
9119 {
9133 {
9136 }
9137 }
9138 }
9141 {
9142 /* If we have IF_THEN_ELSE already, extract the condition and
9143 canonicalize it if it is NE or EQ. */
9149 {
9152 }
9153 else
9155 }
9157 /* If X is a SUBREG, we can narrow both the true and false values
9158 if the inner expression, if there is a condition. */
9162 {
9168 {
9172 }
9173 }
9175 /* If X is a constant, this isn't special and will cause confusions
9176 if we treat it as such. Likewise if it is equivalent to a constant. */
9179 ;
9181 /* If we're in BImode, canonicalize on 0 and STORE_FLAG_VALUE, as that
9182 will be least confusing to the rest of the compiler. */
9184 {
9187 }
9189 /* If X is known to be either 0 or -1, those are the true and
9190 false values when testing X. */
9194 {
9197 }
9199 /* Likewise for 0 or a single bit. */
9202 {
9205 }
9207 /* Otherwise fail; show no condition with true and false values the same. */
9210 }
9211 \f
9212 /* Return the value of expression X given the fact that condition COND
9213 is known to be true when applied to REG as its first operand and VAL
9214 as its second. X is known to not be shared and so can be modified in
9215 place.
9217 We only handle the simplest cases, and specifically those cases that
9218 arise with IF_THEN_ELSE expressions. */
9220 static rtx
9222 {
9230 /* If either operand of the condition is a floating point value,
9231 then we have to avoid collapsing an EQ comparison. */
9241 /* If X is (abs REG) and we know something about REG's relationship
9242 with zero, we may be able to simplify this. */
9246 {
9255 }
9257 /* The only other cases we handle are MIN, MAX, and comparisons if the
9258 operands are the same as REG and VAL. */
9261 {
9263 {
9266 }
9269 {
9271 {
9279 else
9281 }
9284 {
9287 /* Do not reverse the condition when it is NE or EQ.
9288 This is because we cannot conclude anything about
9289 the value of 'SMAX (x, y)' when x is not equal to y,
9290 but we can when x equals y. */
9296 {
9307 }
9308 }
9309 }
9310 }
9312 {
9317 {
9318 /* We must simplify subreg here, before we lose track of the
9319 original inner_mode. */
9324 else
9326 }
9329 }
9330 /* We don't have to handle SIGN_EXTEND here, because even in the
9331 case of replacing something with a modeless CONST_INT, a
9332 CONST_INT is already (supposed to be) a valid sign extension for
9333 its narrower mode, which implies it's already properly
9334 sign-extended for the wider mode. Now, for ZERO_EXTEND, the
9335 story is different. */
9337 {
9342 {
9343 /* We must simplify the zero_extend here, before we lose
9344 track of the original inner_mode. */
9349 else
9351 }
9354 }
9358 {
9365 }
9368 }
9369 \f
9370 /* See if X and Y are equal for the purposes of seeing if we can rewrite an
9371 assignment as a field assignment. */
9373 static int
9375 {
9377 {
9382 /* For big endian, adjust the memory offset. */
9387 else
9389 }
9397 /* Check for a paradoxical SUBREG of a MEM compared with the MEM.
9398 Note that all SUBREGs of MEM are paradoxical; otherwise they
9399 would have been rewritten. */
9412 /* We used to see if get_last_value of X and Y were the same but that's
9413 not correct. In one direction, we'll cause the assignment to have
9414 the wrong destination and in the case, we'll import a register into this
9415 insn that might have already have been dead. So fail if none of the
9416 above cases are true. */
9418 }
9419 \f
9420 /* See if X, a SET operation, can be rewritten as a bit-field assignment.
9421 Return that assignment if so.
9423 We only handle the most common cases. */
9425 static rtx
9427 {
9430 rtx assign;
9432 HOST_WIDE_INT c1;
9433 HOST_WIDE_INT pos;
9435 rtx other;
9436 machine_mode mode;
9438 /* If SRC was (and (not (ashift (const_int 1) POS)) DEST), this is
9439 a clear of a one-bit field. We will have changed it to
9440 (and (rotate (const_int -2) POS) DEST), so check for that. Also check
9441 for a SUBREG. */
9447 {
9453 }
9463 {
9470 }
9472 /* If SRC is (ior (ashift (const_int 1) POS) DEST), this is a set of a
9473 one-bit field. */
9477 {
9483 }
9485 /* If DEST is already a field assignment, i.e. ZERO_EXTRACT, and the
9486 SRC is an AND with all bits of that field set, then we can discard
9487 the AND. */
9492 {
9499 else
9502 /* Complete overlap. We can remove the source AND. */
9506 /* Partial overlap. We can reduce the source AND. */
9508 {
9513 }
9514 }
9516 /* The other case we handle is assignments into a constant-position
9517 field. They look like (ior/xor (and DEST C1) OTHER). If C1 represents
9518 a mask that has all one bits except for a group of zero bits and
9519 OTHER is known to have zeros where C1 has ones, this is such an
9520 assignment. Compute the position and length from C1. Shift OTHER
9521 to the appropriate position, force it to the required mode, and
9522 make the extraction. Check for the AND in both operands. */
9524 /* One or more SUBREGs might obscure the constant-position field
9525 assignment. The first one we are likely to encounter is an outer
9526 narrowing SUBREG, which we can just strip for the purposes of
9527 identifying the constant-field assignment. */
9541 /* The second SUBREG that might get in the way is a paradoxical
9542 SUBREG around the first operand of the AND. We want to
9543 pretend the operand is as wide as the destination here. We
9544 do this by adjusting the MEM to wider mode for the sole
9545 purpose of the call to rtx_equal_for_field_assignment_p. Also
9546 note this trick only works for MEMs. */
9558 /* The second SUBREG that might get in the way is a paradoxical
9559 SUBREG around the first operand of the AND. We want to
9560 pretend the operand is as wide as the destination here. We
9561 do this by adjusting the MEM to wider mode for the sole
9562 purpose of the call to rtx_equal_for_field_assignment_p. Also
9563 note this trick only works for MEMs. */
9571 else
9584 /* The mode to use for the source is the mode of the assignment, or of
9585 what is inside a possible STRICT_LOW_PART. */
9589 /* Shift OTHER right POS places and make it the source, restricting it
9590 to the proper length and mode. */
9595 dest);
9598 ? HOST_WIDE_INT_M1U
9602 /* If SRC is masked by an AND that does not make a difference in
9603 the value being stored, strip it. */
9614 }
9615 \f
9616 /* See if X is of the form (+ (* a c) (* b c)) and convert to (* (+ a b) c)
9617 if so. */
9619 static rtx
9621 {
9625 rtx tem;
9627 /* Distributivity is not true for floating point as it can change the
9628 value. So we don't do it unless -funsafe-math-optimizations. */
9633 /* The outer operation can only be one of the following: */
9641 /* If either operand is a primitive we can't do anything, so get out
9642 fast. */
9652 /* See if the inner and outer operations distribute. */
9654 {
9659 /* These all distribute except over PLUS. */
9670 /* This is also a multiply, so it distributes over everything. */
9673 /* This used to handle SUBREG, but this turned out to be counter-
9674 productive, since (subreg (op ...)) usually is not handled by
9675 insn patterns, and this "optimization" therefore transformed
9676 recognizable patterns into unrecognizable ones. Therefore the
9677 SUBREG case was removed from here.
9679 It is possible that distributing SUBREG over arithmetic operations
9680 leads to an intermediate result than can then be optimized further,
9681 e.g. by moving the outer SUBREG to the other side of a SET as done
9682 in simplify_set. This seems to have been the original intent of
9683 handling SUBREGs here.
9685 However, with current GCC this does not appear to actually happen,
9686 at least on major platforms. If some case is found where removing
9687 the SUBREG case here prevents follow-on optimizations, distributing
9688 SUBREGs ought to be re-added at that place, e.g. in simplify_set. */
9692 }
9694 /* Set LHS and RHS to the inner operands (A and B in the example
9695 above) and set OTHER to the common operand (C in the example).
9696 There is only one way to do this unless the inner operation is
9697 commutative. */
9709 else
9712 /* Form the new inner operation, seeing if it simplifies first. */
9715 /* There is one exception to the general way of distributing:
9716 (a | c) ^ (b | c) -> (a ^ b) & ~c */
9718 {
9721 }
9723 /* We may be able to continuing distributing the result, so call
9724 ourselves recursively on the inner operation before forming the
9725 outer operation, which we return. */
9728 }
9730 /* See if X is of the form (* (+ A B) C), and if so convert to
9731 (+ (* A C) (* B C)) and try to simplify.
9733 Most of the time, this results in no change. However, if some of
9734 the operands are the same or inverses of each other, simplifications
9735 will result.
9737 For example, (and (ior A B) (not B)) can occur as the result of
9738 expanding a bit field assignment. When we apply the distributive
9739 law to this, we get (ior (and (A (not B))) (and (B (not B)))),
9740 which then simplifies to (and (A (not B))).
9742 Note that no checks happen on the validity of applying the inverse
9743 distributive law. This is pointless since we can do it in the
9744 few places where this routine is called.
9746 N is the index of the term that is decomposed (the arithmetic operation,
9747 i.e. (+ A B) in the first example above). !N is the index of the term that
9748 is distributed, i.e. of C in the first example above. */
9749 static rtx
9751 {
9752 machine_mode mode;
9756 /* Distributivity is not true for floating point as it can change the
9757 value. So we don't do it unless -funsafe-math-optimizations. */
9774 /* Special case (and (xor B C) (not A)), which is equivalent to
9775 (xor (ior A B) (ior A C)) */
9777 {
9780 }
9783 {
9784 /* Distribute the second term. */
9787 }
9788 else
9789 {
9790 /* Distribute the first term. */
9793 }
9803 }
9804 \f
9805 /* Simplify a logical `and' of VAROP with the constant CONSTOP, to be done
9806 in MODE. Return an equivalent form, if different from (and VAROP
9807 (const_int CONSTOP)). Otherwise, return NULL_RTX. */
9809 static rtx
9812 {
9815 rtx orig_varop;
9823 /* Simplify VAROP knowing that we will be only looking at some of the
9824 bits in it.
9826 Note by passing in CONSTOP, we guarantee that the bits not set in
9827 CONSTOP are not significant and will never be examined. We must
9828 ensure that is the case by explicitly masking out those bits
9829 before returning. */
9832 /* If VAROP is a CLOBBER, we will fail so return it. */
9836 /* If VAROP is a CONST_INT, then we need to apply the mask in CONSTOP
9837 to VAROP and return the new constant. */
9841 /* See what bits may be nonzero in VAROP. Unlike the general case of
9842 a call to nonzero_bits, here we don't care about bits outside
9843 MODE. */
9847 /* Turn off all bits in the constant that are known to already be zero.
9848 Thus, if the AND isn't needed at all, we will have CONSTOP == NONZERO_BITS
9849 which is tested below. */
9853 /* If we don't have any bits left, return zero. */
9857 /* If VAROP is a NEG of something known to be zero or 1 and CONSTOP is
9858 a power of two, we can replace this with an ASHIFT. */
9863 /* If VAROP is an IOR or XOR, apply the AND to both branches of the IOR
9864 or XOR, then try to apply the distributive law. This may eliminate
9865 operations if either branch can be simplified because of the AND.
9866 It may also make some cases more complex, but those cases probably
9867 won't match a pattern either with or without this. */
9870 return
9871 gen_lowpart
9873 apply_distributive_law
9878 constop),
9882 constop))));
9884 /* If VAROP is PLUS, and the constant is a mask of low bits, distribute
9885 the AND and see if one of the operands simplifies to zero. If so, we
9886 may eliminate it. */
9890 {
9899 }
9901 /* Make a SUBREG if necessary. If we can't make it, fail. */
9906 /* If we are only masking insignificant bits, return VAROP. */
9913 /* Otherwise, return an AND. */
9915 }
9918 /* We have X, a logical `and' of VAROP with the constant CONSTOP, to be done
9919 in MODE.
9921 Return an equivalent form, if different from X. Otherwise, return X. If
9922 X is zero, we are to always construct the equivalent form. */
9924 static rtx
9927 {
9938 }
9939 \f
9940 /* Given a REG, X, compute which bits in X can be nonzero.
9941 We don't care about bits outside of those defined in MODE.
9943 For most X this is simply GET_MODE_MASK (GET_MODE (MODE)), but if X is
9944 a shift, AND, or zero_extract, we can do better. */
9946 static rtx
9948 const_rtx known_x ATTRIBUTE_UNUSED,
9949 machine_mode known_mode ATTRIBUTE_UNUSED,
9952 {
9953 rtx tem;
9956 /* If X is a register whose nonzero bits value is current, use it.
9957 Otherwise, if X is a register whose value we can find, use that
9958 value. Otherwise, use the previously-computed global nonzero bits
9959 for this register. */
9973 && !REGNO_REG_SET_P
9976 {
9977 /* Note that, even if the precision of last_set_mode is lower than that
9978 of mode, record_value_for_reg invoked nonzero_bits on the register
9979 with nonzero_bits_mode (because last_set_mode is necessarily integral
9980 and HWI_COMPUTABLE_MODE_P in this case) so bits in nonzero_bits_mode
9981 are all valid, hence in mode too since nonzero_bits_mode is defined
9982 to the largest HWI_COMPUTABLE_MODE_P mode. */
9985 }
9989 {
9995 }
9998 {
10002 /* We don't know anything about the upper bits. */
10006 }
10009 }
10011 /* Return the number of bits at the high-order end of X that are known to
10012 be equal to the sign bit. X will be used in mode MODE; if MODE is
10013 VOIDmode, X will be used in its own mode. The returned value will always
10014 be between 1 and the number of bits in MODE. */
10016 static rtx
10018 const_rtx known_x ATTRIBUTE_UNUSED,
10019 machine_mode known_mode
10020 ATTRIBUTE_UNUSED,
10023 {
10024 rtx tem;
10037 && !REGNO_REG_SET_P
10040 {
10043 }
10054 }
10055 \f
10056 /* Return the number of "extended" bits there are in X, when interpreted
10057 as a quantity in MODE whose signedness is indicated by UNSIGNEDP. For
10058 unsigned quantities, this is the number of high-order zero bits.
10059 For signed quantities, this is the number of copies of the sign bit
10060 minus 1. In both case, this function returns the number of "spare"
10061 bits. For example, if two quantities for which this function returns
10062 at least 1 are added, the addition is known not to overflow.
10064 This function will always return 0 unless called during combine, which
10065 implies that it must be called from a define_split. */
10067 unsigned int
10069 {
10079 }
10081 /* This function is called from `simplify_shift_const' to merge two
10082 outer operations. Specifically, we have already found that we need
10083 to perform operation *POP0 with constant *PCONST0 at the outermost
10084 position. We would now like to also perform OP1 with constant CONST1
10085 (with *POP0 being done last).
10087 Return 1 if we can do the operation and update *POP0 and *PCONST0 with
10088 the resulting operation. *PCOMP_P is set to 1 if we would need to
10089 complement the innermost operand, otherwise it is unchanged.
10091 MODE is the mode in which the operation will be done. No bits outside
10092 the width of this mode matter. It is assumed that the width of this mode
10093 is smaller than or equal to HOST_BITS_PER_WIDE_INT.
10095 If *POP0 or OP1 are UNKNOWN, it means no operation is required. Only NEG, PLUS,
10096 IOR, XOR, and AND are supported. We may set *POP0 to SET if the proper
10097 result is simply *PCONST0.
10099 If the resulting operation cannot be expressed as one operation, we
10100 return 0 and do not change *POP0, *PCONST0, and *PCOMP_P. */
10102 static int
10103 merge_outer_ops (enum rtx_code *pop0, HOST_WIDE_INT *pconst0, enum rtx_code op1, HOST_WIDE_INT const1, machine_mode mode, int *pcomp_p)
10104 {
10111 /* If OP0 is an AND, clear unimportant bits in CONST1. */
10115 /* If OP0 or OP1 is UNKNOWN, this is easy. Similarly if they are the same or
10116 if OP0 is SET. */
10125 {
10127 {
10145 }
10146 }
10148 /* Otherwise, if either is a PLUS or NEG, we can't do anything. */
10152 /* If the two constants aren't the same, we can't do anything. The
10153 remaining six cases can all be done. */
10157 else
10159 {
10162 /* (a & b) | b == b */
10165 /* (a ^ b) | b == a | b */
10166 {;}
10171 /* (a & b) ^ b == (~a) & b */
10174 /* (a | b) ^ b == a & ~b */
10180 /* (a | b) & b == b */
10183 /* (a ^ b) & b) == (~a) & b */
10188 }
10190 /* Check for NO-OP cases. */
10203 /* ??? Slightly redundant with the above mask, but not entirely.
10204 Moving this above means we'd have to sign-extend the mode mask
10205 for the final test. */
10210 }
10211 \f
10212 /* A helper to simplify_shift_const_1 to determine the mode we can perform
10213 the shift in. The original shift operation CODE is performed on OP in
10214 ORIG_MODE. Return the wider mode MODE if we can perform the operation
10215 in that mode. Return ORIG_MODE otherwise. We can also assume that the
10216 result of the shift is subject to operation OUTER_CODE with operand
10217 OUTER_CONST. */
10219 static machine_mode
10223 {
10228 /* In general we can't perform in wider mode for right shift and rotate. */
10230 {
10232 /* We can still widen if the bits brought in from the left are identical
10233 to the sign bit of ORIG_MODE. */
10241 /* Similarly here but with zero bits. */
10246 /* We can also widen if the bits brought in will be masked off. This
10247 operation is performed in ORIG_MODE. */
10249 {
10255 }
10256 /* fall through */
10266 }
10267 }
10269 /* Simplify a shift of VAROP by ORIG_COUNT bits. CODE says what kind
10270 of shift. The result of the shift is RESULT_MODE. Return NULL_RTX
10271 if we cannot simplify it. Otherwise, return a simplified value.
10273 The shift is normally computed in the widest mode we find in VAROP, as
10274 long as it isn't a different number of words than RESULT_MODE. Exceptions
10275 are ASHIFTRT and ROTATE, which are always done in their original mode. */
10277 static rtx
10280 {
10286 unsigned int mode_words
10288 /* We form (outer_op (code varop count) (outer_const)). */
10294 /* Make sure and truncate the "natural" shift on the way in. We don't
10295 want to do this inside the loop as it makes it more difficult to
10296 combine shifts. */
10300 /* If we were given an invalid count, don't do anything except exactly
10301 what was requested. */
10308 /* Unless one of the branches of the `if' in this loop does a `continue',
10309 we will `break' the loop after the `if'. */
10312 {
10313 /* If we have an operand of (clobber (const_int 0)), fail. */
10317 /* Convert ROTATERT to ROTATE. */
10319 {
10323 }
10329 /* Handle cases where the count is greater than the size of the mode
10330 minus 1. For ASHIFT, use the size minus one as the count (this can
10331 occur when simplifying (lshiftrt (ashiftrt ..))). For rotates,
10332 take the count modulo the size. For other shifts, the result is
10333 zero.
10335 Since these shifts are being produced by the compiler by combining
10336 multiple operations, each of which are defined, we know what the
10337 result is supposed to be. */
10340 {
10345 else
10346 {
10347 /* We can't simply return zero because there may be an
10348 outer op. */
10352 }
10353 }
10355 /* If we discovered we had to complement VAROP, leave. Making a NOT
10356 here would cause an infinite loop. */
10361 {
10362 /* An arithmetic right shift of a quantity known to be -1 or 0
10363 is a no-op. */
10367 {
10370 }
10372 /* If we are doing an arithmetic right shift and discarding all but
10373 the sign bit copies, this is equivalent to doing a shift by the
10374 bitsize minus one. Convert it into that shift because it will
10375 often allow other simplifications. */
10382 /* We simplify the tests below and elsewhere by converting
10383 ASHIFTRT to LSHIFTRT if we know the sign bit is clear.
10384 `make_compound_operation' will convert it to an ASHIFTRT for
10385 those machines (such as VAX) that don't have an LSHIFTRT. */
10390 shift_unit_mode)))
10402 }
10405 {
10412 {
10415 }
10419 /* The following rules apply only to scalars. */
10423 /* If we have (xshiftrt (mem ...) C) and C is MODE_WIDTH
10424 minus the width of a smaller mode, we can do this with a
10425 SIGN_EXTEND or ZERO_EXTEND from the narrower memory location. */
10432 {
10441 }
10445 /* The following rules apply only to scalars. */
10449 /* If VAROP is a SUBREG, strip it as long as the inner operand has
10450 the same number of words as what we've seen so far. Then store
10451 the widest mode in MODE. */
10457 == mode_words
10460 {
10465 }
10469 /* Some machines use MULT instead of ASHIFT because MULT
10470 is cheaper. But it is still better on those machines to
10471 merge two shifts into one. */
10474 {
10475 varop
10481 }
10485 /* Similar, for when divides are cheaper. */
10488 {
10489 varop
10495 }
10499 /* If we are extracting just the sign bit of an arithmetic
10500 right shift, that shift is not needed. However, the sign
10501 bit of a wider mode may be different from what would be
10502 interpreted as the sign bit in a narrower mode, so, if
10503 the result is narrower, don't discard the shift. */
10508 {
10511 }
10513 /* fall through */
10518 /* The following rules apply only to scalars. */
10522 /* Here we have two nested shifts. The result is usually the
10523 AND of a new shift with a mask. We compute the result below. */
10529 {
10533 rtx mask_rtx;
10535 /* We have one common special case. We can't do any merging if
10536 the inner code is an ASHIFTRT of a smaller mode. However, if
10537 we have (ashift:M1 (subreg:M1 (ashiftrt:M2 FOO C1) 0) C2)
10538 with C2 == GET_MODE_BITSIZE (M1) - GET_MODE_BITSIZE (M2),
10539 we can convert it to
10540 (ashiftrt:M1 (ashift:M1 (and:M1 (subreg:M1 FOO 0) C3) C2) C1).
10541 This simplifies certain SIGN_EXTEND operations. */
10545 {
10546 /* C3 has the low-order C1 bits zero. */
10558 }
10560 /* If this was (ashiftrt (ashift foo C1) C2) and FOO has more
10561 than C1 high-order bits equal to the sign bit, we can convert
10562 this to either an ASHIFT or an ASHIFTRT depending on the
10563 two counts.
10565 We cannot do this if VAROP's mode is not SHIFT_MODE. */
10571 {
10575 {
10578 }
10581 }
10583 /* There are some cases we can't do. If CODE is ASHIFTRT,
10584 we can only do this if FIRST_CODE is also ASHIFTRT.
10586 We can't do the case when CODE is ROTATE and FIRST_CODE is
10587 ASHIFTRT.
10589 If the mode of this shift is not the mode of the outer shift,
10590 we can't do this if either shift is a right shift or ROTATE.
10592 Finally, we can't do any of these if the mode is too wide
10593 unless the codes are the same.
10595 Handle the case where the shift codes are the same
10596 first. */
10599 {
10608 }
10619 /* To compute the mask to apply after the shift, shift the
10620 nonzero bits of the inner shift the same way the
10621 outer shift will. */
10624 result_mode);
10626 mask_rtx
10630 /* Give up if we can't compute an outer operation to use. */
10638 /* If the shifts are in the same direction, we add the
10639 counts. Otherwise, we subtract them. */
10643 else
10646 /* If COUNT is positive, the new shift is usually CODE,
10647 except for the two exceptions below, in which case it is
10648 FIRST_CODE. If the count is negative, FIRST_CODE should
10649 always be used */
10659 }
10661 /* If we have (A << B << C) for any shift, we can convert this to
10662 (A << C << B). This wins if A is a constant. Only try this if
10663 B is not a constant. */
10668 {
10669 /* For ((unsigned) (cstULL >> count)) >> cst2 we have to make
10670 sure the result will be masked. See PR70222. */
10678 /* For ((int) (cstLL >> count)) >> cst2 just give up. Queuing
10679 up outer sign extension (often left and right shift) is
10680 hardly more efficient than the original. See PR70429. */
10690 }
10694 /* The following rules apply only to scalars. */
10698 /* Make this fit the case below. */
10705 /* The following rules apply only to scalars. */
10709 /* If we have (xshiftrt (ior (plus X (const_int -1)) X) C)
10710 with C the size of VAROP - 1 and the shift is logical if
10711 STORE_FLAG_VALUE is 1 and arithmetic if STORE_FLAG_VALUE is -1,
10712 we have an (le X 0) operation. If we have an arithmetic shift
10713 and STORE_FLAG_VALUE is 1 or we have a logical shift with
10714 STORE_FLAG_VALUE of -1, we have a (neg (le X 0)) operation. */
10722 {
10725 const0_rtx);
10731 }
10733 /* If we have (shift (logical)), move the logical to the outside
10734 to allow it to possibly combine with another logical and the
10735 shift to combine with another shift. This also canonicalizes to
10736 what a ZERO_EXTRACT looks like. Also, some machines have
10737 (and (shift)) insns. */
10740 /* We can't do this if we have (ashiftrt (xor)) and the
10741 constant has its sign bit set in shift_mode with shift_mode
10742 wider than result_mode. */
10746 shift_mode))
10754 {
10757 }
10759 /* If we can't do that, try to simplify the shift in each arm of the
10760 logical expression, make a new logical expression, and apply
10761 the inverse distributive law. This also can't be done for
10762 (ashiftrt (xor)) where we've widened the shift and the constant
10763 changes the sign bit. */
10768 shift_mode)))
10769 {
10781 }
10785 /* The following rules apply only to scalars. */
10789 /* Convert (lshiftrt (eq FOO 0) C) to (xor FOO 1) if STORE_FLAG_VALUE
10790 says that the sign bit can be tested, FOO has mode MODE, C is
10791 GET_MODE_PRECISION (MODE) - 1, and FOO has only its low-order bit
10792 that may be nonzero. */
10802 {
10806 }
10810 /* The following rules apply only to scalars. */
10814 /* (lshiftrt (neg A) C) where A is either 0 or 1 and C is one less
10815 than the number of bits in the mode is equivalent to A. */
10819 {
10823 }
10825 /* NEG commutes with ASHIFT since it is multiplication. Move the
10826 NEG outside to allow shifts to combine. */
10830 {
10833 }
10837 /* The following rules apply only to scalars. */
10841 /* (lshiftrt (plus A -1) C) where A is either 0 or 1 and C
10842 is one less than the number of bits in the mode is
10843 equivalent to (xor A 1). */
10850 {
10854 }
10856 /* If we have (xshiftrt (plus FOO BAR) C), and the only bits
10857 that might be nonzero in BAR are those being shifted out and those
10858 bits are known zero in FOO, we can replace the PLUS with FOO.
10859 Similarly in the other operand order. This code occurs when
10860 we are computing the size of a variable-size array. */
10867 {
10870 }
10878 result_mode)))
10879 {
10882 }
10884 /* (ashift (plus foo C) N) is (plus (ashift foo N) C'). */
10894 {
10897 }
10899 /* Check for 'PLUS signbit', which is the canonical form of 'XOR
10900 signbit', and attempt to change the PLUS to an XOR and move it to
10901 the outer operation as is done above in the AND/IOR/XOR case
10902 leg for shift(logical). See details in logical handling above
10903 for reasoning in doing so. */
10914 {
10917 }
10922 /* The following rules apply only to scalars. */
10926 /* If we have (xshiftrt (minus (ashiftrt X C)) X) C)
10927 with C the size of VAROP - 1 and the shift is logical if
10928 STORE_FLAG_VALUE is 1 and arithmetic if STORE_FLAG_VALUE is -1,
10929 we have a (gt X 0) operation. If the shift is arithmetic with
10930 STORE_FLAG_VALUE of 1 or logical with STORE_FLAG_VALUE == -1,
10931 we have a (neg (gt X 0)) operation. */
10940 {
10943 const0_rtx);
10949 }
10953 /* Change (lshiftrt (truncate (lshiftrt))) to (truncate (lshiftrt))
10954 if the truncate does not affect the value. */
10961 {
10964 varop_inner
10967 GEN_INT
10972 }
10977 }
10980 }
10985 /* We have now finished analyzing the shift. The result should be
10986 a shift of type CODE with SHIFT_MODE shifting VAROP COUNT places. If
10987 OUTER_OP is non-UNKNOWN, it is an operation that needs to be applied
10988 to the result of the shift. OUTER_CONST is the relevant constant,
10989 but we must turn off all bits turned off in the shift. */
10997 /* Make a SUBREG if necessary. If we can't make it, fail. */
11002 /* If we have an outer operation and we just made a shift, it is
11003 possible that we could have simplified the shift were it not
11004 for the outer operation. So try to do the simplification
11005 recursively. */
11009 else
11015 /* If we were doing an LSHIFTRT in a wider mode than it was originally,
11016 turn off all the bits that the shift would have turned off. */
11021 /* Do the remainder of the processing in RESULT_MODE. */
11024 /* If COMPLEMENT_P is set, we have to complement X before doing the outer
11025 operation. */
11030 {
11038 {
11039 /* This means that we have determined that the result is
11040 equivalent to a constant. This should be rare. */
11043 }
11046 else
11049 }
11052 }
11054 /* Simplify a shift of VAROP by COUNT bits. CODE says what kind of shift.
11055 The result of the shift is RESULT_MODE. If we cannot simplify it,
11056 return X or, if it is NULL, synthesize the expression with
11057 simplify_gen_binary. Otherwise, return a simplified value.
11059 The shift is normally computed in the widest mode we find in VAROP, as
11060 long as it isn't a different number of words than RESULT_MODE. Exceptions
11061 are ASHIFTRT and ROTATE, which are always done in their original mode. */
11063 static rtx
11066 {
11076 }
11078 \f
11079 /* A subroutine of recog_for_combine. See there for arguments and
11080 return value. */
11082 static int
11084 {
11086 rtx pat_without_clobbers;
11094 /* If PAT is a PARALLEL, check to see if it contains the CLOBBER
11095 we use to indicate that something didn't match. If we find such a
11096 thing, force rejection. */
11110 {
11113 else
11116 }
11118 /* If it isn't, there is the possibility that we previously had an insn
11119 that clobbered some register as a side effect, but the combined
11120 insn doesn't need to do that. So try once more without the clobbers
11121 unless this represents an ASM insn. */
11125 {
11130 {
11133 pos++;
11134 }
11144 {
11147 else
11150 }
11151 }
11158 /* Recognize all noop sets, these will be killed by followup pass. */
11162 /* If we had any clobbers to add, make a new pattern than contains
11163 them. Then check to make sure that all of them are dead. */
11165 {
11175 else
11182 {
11187 {
11191 }
11192 }
11194 }
11198 {
11206 /* Allow targets to reject combined insn. */
11208 {
11211 dump_file);
11213 /* Callers expect recog_for_combine to strip
11214 clobbers from the pattern on failure. */
11219 }
11224 }
11230 }
11232 /* Change every ZERO_EXTRACT and ZERO_EXTEND of a SUBREG that can be
11233 expressed as an AND and maybe an LSHIFTRT, to that formulation.
11234 Return whether anything was so changed. */
11236 static bool
11238 {
11244 {
11255 {
11266 else
11270 }
11277 {
11282 }
11288 {
11291 }
11292 else
11298 {
11301 }
11305 }
11316 {
11331 else
11339 }
11342 }
11344 /* Like recog, but we receive the address of a pointer to a new pattern.
11345 We try to match the rtx that the pointer points to.
11346 If that fails, we may try to modify or replace the pattern,
11347 storing the replacement into the same pointer object.
11349 Modifications include deletion or addition of CLOBBERs. If the
11350 instruction will still not match, we change ZERO_EXTEND and ZERO_EXTRACT
11351 to the equivalent AND and perhaps LSHIFTRT patterns, and try with that
11352 (and undo if that fails).
11354 PNOTES is a pointer to a location where any REG_UNUSED notes added for
11355 the CLOBBERs are placed.
11357 The value is the final insn code from the pattern ultimately matched,
11358 or -1. */
11360 static int
11362 {
11374 {
11377 {
11381 }
11382 }
11385 {
11390 }
11393 }
11394 \f
11395 /* Like gen_lowpart_general but for use by combine. In combine it
11396 is not possible to create any new pseudoregs. However, it is
11397 safe to create invalid memory addresses, because combine will
11398 try to recognize them and all they will do is make the combine
11399 attempt fail.
11401 If for some reason this cannot do its job, an rtx
11402 (clobber (const_int 0)) is returned.
11403 An insn containing that will not be recognized. */
11405 static rtx
11407 {
11411 rtx result;
11416 /* We can only support MODE being wider than a word if X is a
11417 constant integer or has a mode the same size. */
11422 /* X might be a paradoxical (subreg (mem)). In that case, gen_lowpart
11423 won't know what to do. So we will strip off the SUBREG here and
11424 process normally. */
11426 {
11429 /* For use in case we fall down into the address adjustments
11430 further below, we need to adjust the known mode and size of
11431 x; imode and isize, since we just adjusted x. */
11438 }
11446 {
11449 /* Refuse to work on a volatile memory ref or one with a mode-dependent
11450 address. */
11455 /* If we want to refer to something bigger than the original memref,
11456 generate a paradoxical subreg instead. That will force a reload
11457 of the original memref X. */
11464 /* Adjust the address so that the address-after-the-data is
11465 unchanged. */
11470 }
11472 /* If X is a comparison operator, rewrite it in a new mode. This
11473 probably won't match, but may allow further simplifications. */
11477 /* If we couldn't simplify X any other way, just enclose it in a
11478 SUBREG. Normally, this SUBREG won't match, but some patterns may
11479 include an explicit SUBREG or we may simplify it further in combine. */
11480 else
11481 {
11482 rtx res;
11485 {
11490 }
11494 }
11496 fail:
11498 }
11499 \f
11500 /* Try to simplify a comparison between OP0 and a constant OP1,
11501 where CODE is the comparison code that will be tested, into a
11502 (CODE OP0 const0_rtx) form.
11504 The result is a possibly different comparison code to use.
11505 *POP1 may be updated. */
11507 static enum rtx_code
11510 {
11514 /* Get the constant we are comparing against and turn off all bits
11515 not on in our mode. */
11519 /* If we are comparing against a constant power of two and the value
11520 being compared can only have that single bit nonzero (e.g., it was
11521 `and'ed with that bit), we can replace this with a comparison
11522 with zero. */
11530 {
11533 }
11535 /* Similarly, if we are comparing a value known to be either -1 or
11536 0 with -1, change it to the opposite comparison against zero. */
11541 {
11544 }
11546 /* Do some canonicalizations based on the comparison code. We prefer
11547 comparisons against zero and then prefer equality comparisons.
11548 If we can reduce the size of a constant, we will do that too. */
11550 {
11552 /* < C is equivalent to <= (C - 1) */
11554 {
11557 /* ... fall through to LE case below. */
11559 }
11560 else
11564 /* <= C is equivalent to < (C + 1); we do this for C < 0 */
11566 {
11569 }
11571 /* If we are doing a <= 0 comparison on a value known to have
11572 a zero sign bit, we can replace this with == 0. */
11582 /* >= C is equivalent to > (C - 1). */
11584 {
11587 /* ... fall through to GT below. */
11589 }
11590 else
11594 /* > C is equivalent to >= (C + 1); we do this for C < 0. */
11596 {
11599 }
11601 /* If we are doing a > 0 comparison on a value known to have
11602 a zero sign bit, we can replace this with != 0. */
11612 /* < C is equivalent to <= (C - 1). */
11614 {
11617 /* ... fall through ... */
11618 }
11619 /* (unsigned) < 0x80000000 is equivalent to >= 0. */
11623 {
11627 }
11628 else
11632 /* unsigned <= 0 is equivalent to == 0 */
11635 /* (unsigned) <= 0x7fffffff is equivalent to >= 0. */
11639 {
11642 }
11646 /* >= C is equivalent to > (C - 1). */
11648 {
11651 /* ... fall through ... */
11652 }
11654 /* (unsigned) >= 0x80000000 is equivalent to < 0. */
11658 {
11662 }
11663 else
11667 /* unsigned > 0 is equivalent to != 0 */
11670 /* (unsigned) > 0x7fffffff is equivalent to < 0. */
11674 {
11677 }
11682 }
11686 }
11687 \f
11688 /* Simplify a comparison between *POP0 and *POP1 where CODE is the
11689 comparison code that will be tested.
11691 The result is a possibly different comparison code to use. *POP0 and
11692 *POP1 may be updated.
11694 It is possible that we might detect that a comparison is either always
11695 true or always false. However, we do not perform general constant
11696 folding in combine, so this knowledge isn't useful. Such tautologies
11697 should have been detected earlier. Hence we ignore all such cases. */
11699 static enum rtx_code
11701 {
11708 /* Try a few ways of applying the same transformation to both operands. */
11710 {
11711 /* The test below this one won't handle SIGN_EXTENDs on these machines,
11712 so check specially. */
11728 - (GET_MODE_PRECISION
11730 {
11733 }
11735 /* If both operands are the same constant shift, see if we can ignore the
11736 shift. We can if the shift is a rotate or if the bits shifted out of
11737 this shift are known to be zero for both inputs and if the type of
11738 comparison is compatible with the shift. */
11751 {
11764 else
11766 }
11768 /* If both operands are AND's of a paradoxical SUBREG by constant, the
11769 SUBREGs are of the same mode, and, in both cases, the AND would
11770 be redundant if the comparison was done in the narrower mode,
11771 do the comparison in the narrower mode (e.g., we are AND'ing with 1
11772 and the operand's possibly nonzero bits are 0xffffff01; in that case
11773 if we only care about QImode, we don't need the AND). This case
11774 occurs if the output mode of an scc insn is not SImode and
11775 STORE_FLAG_VALUE == 1 (e.g., the 386).
11777 Similarly, check for a case where the AND's are ZERO_EXTEND
11778 operations from some narrower mode even though a SUBREG is not
11779 present. */
11784 {
11801 {
11805 /* The resulting comparison is always unsigned since we masked
11806 off the original sign bit. */
11810 }
11817 {
11823 }
11827 }
11829 /* If both operands are NOT, we can strip off the outer operation
11830 and adjust the comparison code for swapped operands; similarly for
11831 NEG, except that this must be an equality comparison. */
11837 else
11839 }
11841 /* If the first operand is a constant, swap the operands and adjust the
11842 comparison code appropriately, but don't do this if the second operand
11843 is already a constant integer. */
11845 {
11848 }
11850 /* We now enter a loop during which we will try to simplify the comparison.
11851 For the most part, we only are concerned with comparisons with zero,
11852 but some things may really be comparisons with zero but not start
11853 out looking that way. */
11856 {
11863 HOST_WIDE_INT const_op;
11865 /* We only want to handle integral modes. This catches VOIDmode,
11866 CCmode, and the floating-point modes. An exception is that we
11867 can handle VOIDmode if OP0 is a COMPARE or a comparison
11868 operation. */
11875 /* Try to simplify the compare to constant, possibly changing the
11876 comparison op, and/or changing op1 to zero. */
11880 /* Compute some predicates to simplify code below. */
11887 /* If this is a sign bit comparison and we can do arithmetic in
11888 MODE, say that we will only be needing the sign bit of OP0. */
11891 HOST_WIDE_INT_1U
11895 /* Now try cases based on the opcode of OP0. If none of the cases
11896 does a "continue", we exit this loop immediately after the
11897 switch. */
11900 {
11902 /* If we are extracting a single bit from a variable position in
11903 a constant that has only a single bit set and are comparing it
11904 with zero, we can convert this into an equality comparison
11905 between the position and the location of the single bit. */
11906 /* Except we can't if SHIFT_COUNT_TRUNCATED is set, since we might
11907 have already reduced the shift count modulo the word size. */
11913 {
11921 /* Result is nonzero iff shift count is equal to I. */
11924 }
11926 /* fall through */
11931 {
11934 }
11938 /* If testing for equality, we can take the NOT of the constant. */
11941 {
11945 }
11947 /* If just looking at the sign bit, reverse the sense of the
11948 comparison. */
11950 {
11954 }
11958 /* If testing for equality, we can take the NEG of the constant. */
11961 {
11965 }
11967 /* The remaining cases only apply to comparisons with zero. */
11971 /* When X is ABS or is known positive,
11972 (neg X) is < 0 if and only if X != 0. */
11980 {
11984 }
11986 /* If we have NEG of something whose two high-order bits are the
11987 same, we know that "(-a) < 0" is equivalent to "a > 0". */
11989 {
11993 }
11997 /* If we are testing equality and our count is a constant, we
11998 can perform the inverse operation on our RHS. */
12002 {
12006 }
12008 /* If we are doing a < 0 or >= 0 comparison, it means we are testing
12009 a particular bit. Convert it to an AND of a constant of that
12010 bit. This will be converted into a ZERO_EXTRACT. */
12014 {
12016 (HOST_WIDE_INT_1U
12021 }
12023 /* Fall through. */
12026 /* ABS is ignorable inside an equality comparison with zero. */
12028 {
12031 }
12035 /* Can simplify (compare (zero/sign_extend FOO) CONST) to
12036 (compare FOO CONST) if CONST fits in FOO's mode and we
12037 are either testing inequality or have an unsigned
12038 comparison with ZERO_EXTEND or a signed comparison with
12039 SIGN_EXTEND. But don't do it if we don't have a compare
12040 insn of the given mode, since we'd have to revert it
12041 later on, and then we wouldn't know whether to sign- or
12042 zero-extend. */
12045 && ! unsigned_comparison_p
12049 {
12052 }
12056 /* Check for the case where we are comparing A - C1 with C2, that is
12058 (subreg:MODE (plus (A) (-C1))) op (C2)
12060 with C1 a constant, and try to lift the SUBREG, i.e. to do the
12061 comparison in the wider mode. One of the following two conditions
12062 must be true in order for this to be valid:
12064 1. The mode extension results in the same bit pattern being added
12065 on both sides and the comparison is equality or unsigned. As
12066 C2 has been truncated to fit in MODE, the pattern can only be
12067 all 0s or all 1s.
12069 2. The mode extension results in the sign bit being copied on
12070 each side.
12072 The difficulty here is that we have predicates for A but not for
12073 (A - C1) so we need to check that C1 is within proper bounds so
12074 as to perturbate A as little as possible. */
12081 {
12090 /* (A - C1) zero-extends if it is positive and sign-extends
12091 if it is negative, C2 both zero- and sign-extends. */
12095 /* (A - C1) sign-extends if it is positive and 1-extends
12096 if it is negative, C2 both sign- and 1-extends. */
12103 /* (A - C1) always sign-extends, like C2. */
12107 {
12110 }
12111 }
12113 /* If the inner mode is narrower and we are extracting the low part,
12114 we can treat the SUBREG as if it were a ZERO_EXTEND. */
12117 ;
12128 {
12129 /* Remove outer subregs that don't do anything. */
12134 {
12138 }
12140 }
12141 else
12144 /* FALLTHROUGH */
12154 {
12157 }
12161 /* (eq (plus X A) B) -> (eq X (minus B A)). We can only do
12162 this for equality comparisons due to pathological cases involving
12163 overflows. */
12167 {
12171 }
12173 /* (plus (abs X) (const_int -1)) is < 0 if and only if X == 0. */
12176 {
12180 }
12184 /* We used to optimize signed comparisons against zero, but that
12185 was incorrect. Unsigned comparisons against zero (GTU, LEU)
12186 arrive here as equality comparisons, or (GEU, LTU) are
12187 optimized away. No need to special-case them. */
12189 /* (eq (minus A B) C) -> (eq A (plus B C)) or
12190 (eq B (minus A C)), whichever simplifies. We can only do
12191 this for equality comparisons due to pathological cases involving
12192 overflows. */
12196 {
12200 }
12205 {
12209 }
12211 /* The sign bit of (minus (ashiftrt X C) X), where C is the number
12212 of bits in X minus 1, is one iff X > 0. */
12217 {
12221 }
12225 /* (eq (xor A B) C) -> (eq A (xor B C)). This is a simplification
12226 if C is zero or B is a constant. */
12230 {
12234 }
12242 /* We can't do anything if OP0 is a condition code value, rather
12243 than an actual data value. */
12249 /* Get the two operands being compared. */
12252 else
12255 /* Check for the cases where we simply want the result of the
12256 earlier test or the opposite of that result. */
12260 {
12264 else
12268 {
12273 }
12274 }
12278 /* The sign bit of (ior (plus X (const_int -1)) X) is nonzero
12279 iff X <= 0. */
12283 {
12287 }
12291 /* Convert (and (xshift 1 X) Y) to (and (lshiftrt Y X) 1). This
12292 will be converted to a ZERO_EXTRACT later. */
12296 {
12301 }
12303 /* If we are comparing (and (lshiftrt X C1) C2) for equality with
12304 zero and X is a comparison and C1 and C2 describe only bits set
12305 in STORE_FLAG_VALUE, we can compare with X. */
12313 {
12320 {
12323 }
12324 }
12326 /* If we are doing an equality comparison of an AND of a bit equal
12327 to the sign bit, replace this with a LT or GE comparison of
12328 the underlying value. */
12335 {
12339 }
12341 /* If this AND operation is really a ZERO_EXTEND from a narrower
12342 mode, the constant fits within that mode, and this is either an
12343 equality or unsigned comparison, try to do this comparison in
12344 the narrower mode.
12346 Note that in:
12348 (ne:DI (and:DI (reg:DI 4) (const_int 0xffffffff)) (const_int 0))
12349 -> (ne:DI (reg:SI 4) (const_int 0))
12351 unless TRULY_NOOP_TRUNCATION allows it or the register is
12352 known to hold a value of the required mode the
12353 transformation is invalid. */
12361 {
12364 }
12366 /* If this is (and:M1 (subreg:M1 X:M2 0) (const_int C1)) where C1
12367 fits in both M1 and M2 and the SUBREG is either paradoxical
12368 or represents the low part, permute the SUBREG and the AND
12369 and try again. */
12372 {
12375 /* Require an integral mode, to avoid creating something like
12376 (AND:SF ...). */
12378 /* It is unsafe to commute the AND into the SUBREG if the
12379 SUBREG is paradoxical and WORD_REGISTER_OPERATIONS is
12380 not defined. As originally written the upper bits
12381 have a defined value due to the AND operation.
12382 However, if we commute the AND inside the SUBREG then
12383 they no longer have defined values and the meaning of
12384 the code has been changed.
12385 Also C1 should not change value in the smaller mode,
12386 see PR67028 (a positive C1 can become negative in the
12387 smaller mode, so that the AND does no longer mask the
12388 upper bits). */
12389 && ((WORD_REGISTER_OPERATIONS
12401 {
12407 }
12408 }
12410 /* Convert (ne (and (not X) 1) 0) to (eq (and X 1) 0). */
12414 {
12419 }
12421 /* Convert (ne (and (lshiftrt (not X)) 1) 0) to
12422 (eq (and (lshiftrt X) 1) 0).
12423 Also handle the case where (not X) is expressed using xor. */
12427 {
12437 == HOST_WIDE_INT_1U
12439 {
12440 op0
12445 }
12446 }
12450 /* If we have (compare (ashift FOO N) (const_int C)) and
12451 the high order N bits of FOO (N+1 if an inequality comparison)
12452 are known to be zero, we can do this by comparing FOO with C
12453 shifted right N bits so long as the low-order N bits of C are
12454 zero. */
12466 {
12467 /* We must perform a logical shift, not an arithmetic one,
12468 as we want the top N bits of C to be zero. */
12475 }
12477 /* If we are doing a sign bit comparison, it means we are testing
12478 a particular bit. Convert it to the appropriate AND. */
12481 {
12483 (HOST_WIDE_INT_1U
12488 }
12490 /* If this an equality comparison with zero and we are shifting
12491 the low bit to the sign bit, we can convert this to an AND of the
12492 low-order bit. */
12496 {
12499 }
12503 /* If this is an equality comparison with zero, we can do this
12504 as a logical shift, which might be much simpler. */
12507 {
12512 }
12514 /* If OP0 is a sign extension and CODE is not an unsigned comparison,
12515 do the comparison in a narrower mode. */
12525 {
12528 }
12530 /* Likewise if OP0 is a PLUS of a sign extension with a
12531 constant, which is usually represented with the PLUS
12532 between the shifts. */
12544 {
12552 new_const);
12554 }
12556 /* FALLTHROUGH */
12558 /* If we have (compare (xshiftrt FOO N) (const_int C)) and
12559 the low order N bits of FOO are known to be zero, we can do this
12560 by comparing FOO with C shifted left N bits so long as no
12561 overflow occurs. Even if the low order N bits of FOO aren't known
12562 to be zero, if the comparison is >= or < we can use the same
12563 optimization and for > or <= by setting all the low
12564 order N bits in the comparison constant. */
12575 {
12576 unsigned HOST_WIDE_INT low_bits
12578 & ((HOST_WIDE_INT_1U
12581 {
12582 /* If the shift was logical, then we must make the condition
12583 unsigned. */
12592 const_op
12597 }
12598 }
12600 /* If we are using this shift to extract just the sign bit, we
12601 can replace this with an LT or GE comparison. */
12606 {
12610 }
12615 }
12618 }
12620 /* Now make any compound operations involved in this comparison. Then,
12621 check for an outmost SUBREG on OP0 that is not doing anything or is
12622 paradoxical. The latter transformation must only be performed when
12623 it is known that the "extra" bits will be the same in op0 and op1 or
12624 that they don't matter. There are three cases to consider:
12626 1. SUBREG_REG (op0) is a register. In this case the bits are don't
12627 care bits and we can assume they have any convenient value. So
12628 making the transformation is safe.
12630 2. SUBREG_REG (op0) is a memory and LOAD_EXTEND_OP is UNKNOWN.
12631 In this case the upper bits of op0 are undefined. We should not make
12632 the simplification in that case as we do not know the contents of
12633 those bits.
12635 3. SUBREG_REG (op0) is a memory and LOAD_EXTEND_OP is not UNKNOWN.
12636 In that case we know those bits are zeros or ones. We must also be
12637 sure that they are the same as the upper bits of op1.
12639 We can never remove a SUBREG for a non-equality comparison because
12640 the sign bit is in a different place in the underlying object. */
12653 {
12655 {
12656 /* For paradoxical subregs, allow case 1 as above. Case 3 isn't
12657 implemented. */
12659 {
12662 }
12663 }
12669 {
12675 }
12676 }
12678 /* We now do the opposite procedure: Some machines don't have compare
12679 insns in all modes. If OP0's mode is an integer mode smaller than a
12680 word and we can't do a compare in that mode, see if there is a larger
12681 mode for which we can do the compare. There are a number of cases in
12682 which we can use the wider mode. */
12692 {
12695 /* If this is a test for negative, we can make an explicit
12696 test of the sign bit. Test this first so we can use
12697 a paradoxical subreg to extend OP0. */
12701 {
12702 unsigned HOST_WIDE_INT sign
12709 }
12711 /* If the only nonzero bits in OP0 and OP1 are those in the
12712 narrower mode and this is an equality or unsigned comparison,
12713 we can use the wider mode. Similarly for sign-extended
12714 values, in which case it is true for all comparisons. */
12731 {
12732 /* If OP0 is an AND and we don't have an AND in MODE either,
12733 make a new AND in the proper mode. */
12741 else
12742 {
12744 {
12747 }
12748 else
12749 {
12752 }
12754 }
12755 }
12756 }
12758 /* We may have changed the comparison operands. Re-canonicalize. */
12760 {
12763 }
12765 /* If this machine only supports a subset of valid comparisons, see if we
12766 can convert an unsupported one into a supported one. */
12773 }
12774 \f
12775 /* Utility function for record_value_for_reg. Count number of
12776 rtxs in X. */
12777 static int
12779 {
12786 {
12806 }
12817 }
12818 \f
12819 /* Utility function for following routine. Called when X is part of a value
12820 being stored into last_set_value. Sets last_set_table_tick
12821 for each register mentioned. Similar to mention_regs in cse.c */
12823 static void
12825 {
12831 {
12837 {
12840 }
12843 }
12847 {
12848 /* Check for identical subexpressions. If x contains
12849 identical subexpression we only have to traverse one of
12850 them. */
12852 {
12853 /* Note that at this point x1 has already been
12854 processed. */
12858 /* If x0 and x1 are identical then there is no need to
12859 process x0. */
12863 /* If x0 is identical to a subexpression of x1 then while
12864 processing x1, x0 has already been processed. Thus we
12865 are done with x. */
12870 /* If x1 is identical to a subexpression of x0 then we
12871 still have to process the rest of x0. */
12874 {
12877 }
12878 }
12881 }
12885 }
12887 /* Record that REG is set to VALUE in insn INSN. If VALUE is zero, we
12888 are saying that the register is clobbered and we no longer know its
12889 value. If INSN is zero, don't update reg_stat[].last_set; this is
12890 only permitted with VALUE also zero and is used to invalidate the
12891 register. */
12893 static void
12895 {
12901 /* If VALUE contains REG and we have a previous value for REG, substitute
12902 the previous value. */
12904 {
12905 rtx tem;
12907 /* Set things up so get_last_value is allowed to see anything set up to
12908 our insn. */
12912 /* If TEM is simply a binary operation with two CLOBBERs as operands,
12913 it isn't going to be useful and will take a lot of time to process,
12914 so just use the CLOBBER. */
12917 {
12923 {
12924 /* If there are two or more occurrences of REG in VALUE,
12925 prevent the value from growing too much. */
12928 }
12931 }
12932 }
12934 /* For each register modified, show we don't know its value, that
12935 we don't know about its bitwise content, that its value has been
12936 updated, and that we don't know the location of the death of the
12937 register. */
12939 {
12951 }
12953 /* Mark registers that are being referenced in this value. */
12957 /* Now update the status of each register being set.
12958 If someone is using this register in this block, set this register
12959 to invalid since we will get confused between the two lives in this
12960 basic block. This makes using this register always invalid. In cse, we
12961 scan the table to invalidate all entries using this register, but this
12962 is too much work for us. */
12965 {
12971 else
12973 }
12975 /* The value being assigned might refer to X (like in "x++;"). In that
12976 case, we must replace it with (clobber (const_int 0)) to prevent
12977 infinite loops. */
12980 {
12984 }
12986 /* For the main register being modified, update the value, the mode, the
12987 nonzero bits, and the number of sign bit copies. */
12992 {
13000 rsp->last_set_sign_bit_copies
13002 }
13003 }
13005 /* Called via note_stores from record_dead_and_set_regs to handle one
13006 SET or CLOBBER in an insn. DATA is the instruction in which the
13007 set is occurring. */
13009 static void
13011 {
13018 {
13022 }
13025 {
13026 /* If we are setting the whole register, we know its value. Otherwise
13027 show that we don't know the value. We can handle SUBREG in
13028 some cases. */
13039 else
13041 }
13043 /* Ignore pushes, they clobber nothing. */
13046 }
13048 /* Update the records of when each REG was most recently set or killed
13049 for the things done by INSN. This is the last thing done in processing
13050 INSN in the combiner loop.
13052 We update reg_stat[], in particular fields last_set, last_set_value,
13053 last_set_mode, last_set_nonzero_bits, last_set_sign_bit_copies,
13054 last_death, and also the similar information mem_last_set (which insn
13055 most recently modified memory) and last_call_luid (which insn was the
13056 most recent subroutine call). */
13058 static void
13060 {
13061 rtx link;
13065 {
13068 {
13073 {
13078 }
13079 }
13082 }
13085 {
13086 hard_reg_set_iterator hrsi;
13088 {
13100 }
13104 /* We can't combine into a call pattern. Remember, though, that
13105 the return value register is set at this LUID. We could
13106 still replace a register with the return value from the
13107 wrong subroutine call! */
13109 }
13110 else
13112 }
13114 /* If a SUBREG has the promoted bit set, it is in fact a property of the
13115 register present in the SUBREG, so for each such SUBREG go back and
13116 adjust nonzero and sign bit information of the registers that are
13117 known to have some zero/sign bits set.
13119 This is needed because when combine blows the SUBREGs away, the
13120 information on zero/sign bits is lost and further combines can be
13121 missed because of that. */
13123 static void
13125 {
13127 rtx set;
13135 {
13144 {
13147 }
13151 {
13154 }
13157 {
13160 }
13161 else
13163 }
13164 }
13166 /* Check if X, a register, is known to contain a value already
13167 truncated to MODE. In this case we can use a subreg to refer to
13168 the truncated value even though in the generic case we would need
13169 an explicit truncation. */
13171 static bool
13173 {
13185 }
13187 /* If X is a hard reg or a subreg record the mode that the register is
13188 accessed in. For non-TRULY_NOOP_TRUNCATION targets we might be able
13189 to turn a truncate into a subreg using this information. Return true
13190 if traversing X is complete. */
13192 static bool
13194 {
13195 machine_mode truncated_mode;
13199 {
13210 }
13211 /* ??? For hard-regs we now record everything. We might be able to
13212 optimize this using last_set_mode. */
13215 else
13223 {
13226 }
13229 }
13231 /* Callback for note_uses. Find hardregs and subregs of pseudos and
13232 the modes they are used in. This can help truning TRUNCATEs into
13233 SUBREGs. */
13235 static void
13237 {
13242 }
13244 /* Scan X for promoted SUBREGs. For each one found,
13245 note what it implies to the registers used in it. */
13247 static void
13249 {
13254 else
13255 {
13261 {
13271 }
13272 }
13273 }
13274 \f
13275 /* Verify that all the registers and memory references mentioned in *LOC are
13276 still valid. *LOC was part of a value set in INSN when label_tick was
13277 equal to TICK. Return 0 if some are not. If REPLACE is nonzero, replace
13278 the invalid references with (clobber (const_int 0)) and return 1. This
13279 replacement is useful because we often can get useful information about
13280 the form of a value (e.g., if it was produced by a shift that always
13281 produces -1 or 0) even though we don't know exactly what registers it
13282 was produced from. */
13284 static int
13286 {
13293 {
13299 {
13302 /* If this is a pseudo-register that was only set once and not
13303 live at the beginning of the function, it is always valid. */
13307 && (!REGNO_REG_SET_P
13309 regno)))
13311 {
13315 }
13316 }
13319 }
13320 /* If this is a memory reference, make sure that there were no stores after
13321 it that might have clobbered the value. We don't have alias info, so we
13322 assume any store invalidates it. Moreover, we only have local UIDs, so
13323 we also assume that there were stores in the intervening basic blocks. */
13326 {
13330 }
13333 {
13335 {
13336 /* Check for identical subexpressions. If x contains
13337 identical subexpression we only have to traverse one of
13338 them. */
13340 {
13341 /* Note that at this point x0 has already been checked
13342 and found valid. */
13346 /* If x0 and x1 are identical then x is also valid. */
13350 /* If x1 is identical to a subexpression of x0 then
13351 while checking x0, x1 has already been checked. Thus
13352 it is valid and so as x. */
13357 /* If x0 is identical to a subexpression of x1 then x is
13358 valid iff the rest of x1 is valid. */
13361 return
13365 }
13370 }
13376 }
13378 /* If we haven't found a reason for it to be invalid, it is valid. */
13380 }
13382 /* Get the last value assigned to X, if known. Some registers
13383 in the value may be replaced with (clobber (const_int 0)) if their value
13384 is known longer known reliably. */
13386 static rtx
13388 {
13390 rtx value;
13393 /* If this is a non-paradoxical SUBREG, get the value of its operand and
13394 then convert it to the desired mode. If this is a paradoxical SUBREG,
13395 we cannot predict what values the "extra" bits might have. */
13409 /* If we don't have a value, or if it isn't for this basic block and
13410 it's either a hard register, set more than once, or it's a live
13411 at the beginning of the function, return 0.
13413 Because if it's not live at the beginning of the function then the reg
13414 is always set before being used (is never used without being set).
13415 And, if it's set only once, and it's always set before use, then all
13416 uses must have the same last value, even if it's not from this basic
13417 block. */
13424 || REGNO_REG_SET_P
13428 /* If the value was set in a later insn than the ones we are processing,
13429 we can't use it even if the register was only set once. */
13434 /* If fewer bits were set than what we are asked for now, we cannot use
13435 the value. */
13440 /* If the value has all its registers valid, return it. */
13444 /* Otherwise, make a copy and replace any invalid register with
13445 (clobber (const_int 0)). If that fails for some reason, return 0. */
13452 }
13453 \f
13454 /* Return nonzero if expression X refers to a REG or to memory
13455 that is set in an instruction more recent than FROM_LUID. */
13457 static int
13459 {
13465 {
13469 #ifdef PUSH_ROUNDING
13470 /* Don't allow uses of the stack pointer to be moved,
13471 because we don't know whether the move crosses a push insn. */
13474 #endif
13476 {
13482 }
13484 }
13492 {
13494 {
13499 }
13503 }
13505 }
13506 \f
13507 /* Define three variables used for communication between the following
13508 routines. */
13513 /* Function called via note_stores from reg_dead_at_p.
13515 If DEST is within [reg_dead_regno, reg_dead_endregno), set
13516 reg_dead_flag to 1 if X is a CLOBBER and to -1 it is a SET. */
13518 static void
13520 {
13530 }
13532 /* Return nonzero if REG is known to be dead at INSN.
13534 We scan backwards from INSN. If we hit a REG_DEAD note or a CLOBBER
13535 referencing REG, it is dead. If we hit a SET referencing REG, it is
13536 live. Otherwise, see if it is live or dead at the start of the basic
13537 block we are in. Hard regs marked as being live in NEWPAT_USED_REGS
13538 must be assumed to be always live. */
13540 static int
13542 {
13543 basic_block block;
13546 /* Set variables for reg_dead_at_p_1. */
13552 /* Check that reg isn't mentioned in NEWPAT_USED_REGS. For fixed registers
13553 we allow the machine description to decide whether use-and-clobber
13554 patterns are OK. */
13556 {
13560 }
13562 /* Scan backwards until we find a REG_DEAD note, SET, CLOBBER, or
13563 beginning of basic block. */
13566 {
13568 {
13578 }
13584 }
13586 /* Look at live-in sets for the basic block that we were in. */
13592 }
13593 \f
13594 /* Note hard registers in X that are used. */
13596 static void
13598 {
13604 {
13608 CASE_CONST_ANY:
13613 /* CC0 must die in the insn after it is set, so we don't need to take
13614 special note of it here. */
13619 /* If we are clobbering a MEM, mark any hard registers inside the
13620 address as used. */
13627 /* A hard reg in a wide mode may really be multiple registers.
13628 If so, mark all of them just like the first. */
13630 {
13631 /* None of this applies to the stack, frame or arg pointers. */
13633 || (!HARD_FRAME_POINTER_IS_FRAME_POINTER
13641 }
13645 {
13646 /* If setting a MEM, or a SUBREG of a MEM, then note any hard regs in
13647 the address. */
13659 }
13664 }
13666 /* Recursively scan the operands of this expression. */
13668 {
13672 {
13676 {
13681 }
13682 }
13683 }
13684 }
13685 \f
13686 /* Remove register number REGNO from the dead registers list of INSN.
13688 Return the note used to record the death, if there was one. */
13690 rtx
13692 {
13699 }
13701 /* For each register (hardware or pseudo) used within expression X, if its
13702 death is in an instruction with luid between FROM_LUID (inclusive) and
13703 TO_INSN (exclusive), put a REG_DEAD note for that register in the
13704 list headed by PNOTES.
13706 That said, don't move registers killed by maybe_kill_insn.
13708 This is done when X is being merged by combination into TO_INSN. These
13709 notes will then be distributed as needed. */
13711 static void
13714 {
13720 {
13724 /* Don't move the register if it gets killed in between from and to. */
13733 {
13736 /* It is possible for the call above to return 0. This can occur
13737 when last_death points to I2 or I1 that we combined with.
13738 In that case make a new note.
13740 We must also check for the case where X is a hard register
13741 and NOTE is a death note for a range of hard registers
13742 including X. In that case, we must put REG_DEAD notes for
13743 the remaining registers in place of NOTE. */
13748 {
13757 }
13759 /* If we didn't find any note, or if we found a REG_DEAD note that
13760 covers only part of the given reg, and we have a multi-reg hard
13761 register, then to be safe we must check for REG_DEAD notes
13762 for each register other than the first. They could have
13763 their own REG_DEAD notes lying around. */
13770 {
13777 else
13783 }
13786 {
13789 }
13790 else
13792 }
13795 }
13798 {
13803 /* In the case of a ZERO_EXTRACT, a STRICT_LOW_PART, or a SUBREG
13804 that accesses one word of a multi-word item, some
13805 piece of everything register in the expression is used by
13806 this insn, so remove any old death. */
13807 /* ??? So why do we test for equality of the sizes? */
13816 {
13819 }
13821 /* If this is some other SUBREG, we know it replaces the entire
13822 value, so use that as the destination. */
13826 /* If this is a MEM, adjust deaths of anything used in the address.
13827 For a REG (the only other possibility), the entire value is
13828 being replaced so the old value is not used in this insn. */
13834 }
13843 {
13845 {
13850 }
13853 }
13854 }
13855 \f
13856 /* Return 1 if X is the target of a bit-field assignment in BODY, the
13857 pattern of an insn. X must be a REG. */
13859 static int
13861 {
13865 {
13867 rtx target;
13874 else
13891 }
13899 }
13900 \f
13901 /* Given a chain of REG_NOTES originally from FROM_INSN, try to place them
13902 as appropriate. I3 and I2 are the insns resulting from the combination
13903 insns including FROM (I2 may be zero).
13905 ELIM_I2 and ELIM_I1 are either zero or registers that we know will
13906 not need REG_DEAD notes because they are being substituted for. This
13907 saves searching in the most common cases.
13909 Each note in the list is either ignored or placed on some insns, depending
13910 on the type of note. */
13912 static void
13915 {
13917 rtx tem_note;
13921 {
13926 {
13929 /* Doesn't matter much where we put this, as long as it's somewhere.
13930 It is preferable to keep these notes on branches, which is most
13931 likely to be i3. */
13938 else
13939 {
13942 }
13946 /* These notes must remain with the call or trapping instruction. */
13951 else
13952 {
13958 /* ??? Otherwise assume we've combined things such that we
13959 can now prove that the instructions can't trap. Drop the
13960 note in this case. */
13961 }
13965 /* ??? How to distribute between i3-i1. Assume i3 contains the
13966 entire adjustment. Assert i3 contains at least some adjust. */
13968 {
13970 /* fixup_args_size_notes looks at REG_NORETURN note,
13971 so ensure the note is placed there first. */
13973 {
13977 {
13983 }
13984 }
13986 /* emit_call_1 adds for !ACCUMULATE_OUTGOING_ARGS
13987 REG_ARGS_SIZE note to all noreturn calls, allow that here. */
13990 && !ACCUMULATE_OUTGOING_ARGS
13992 }
13999 /* These notes must remain with the call. It should not be
14000 possible for both I2 and I3 to be a call. */
14003 else
14004 {
14007 }
14011 /* Any clobbers for i3 may still exist, and so we must process
14012 REG_UNUSED notes from that insn.
14014 Any clobbers from i2 or i1 can only exist if they were added by
14015 recog_for_combine. In that case, recog_for_combine created the
14016 necessary REG_UNUSED notes. Trying to keep any original
14017 REG_UNUSED notes from these insns can cause incorrect output
14018 if it is for the same register as the original i3 dest.
14019 In that case, we will notice that the register is set in i3,
14020 and then add a REG_UNUSED note for the destination of i3, which
14021 is wrong. However, it is possible to have REG_UNUSED notes from
14022 i2 or i1 for register which were both used and clobbered, so
14023 we keep notes from i2 or i1 if they will turn into REG_DEAD
14024 notes. */
14026 /* If this register is set or clobbered in I3, put the note there
14027 unless there is one already. */
14029 {
14037 }
14038 /* Otherwise, if this register is used by I3, then this register
14039 now dies here, so we must put a REG_DEAD note here unless there
14040 is one already. */
14046 {
14049 }
14055 /* These notes say something about results of an insn. We can
14056 only support them if they used to be on I3 in which case they
14057 remain on I3. Otherwise they are ignored.
14059 If the note refers to an expression that is not a constant, we
14060 must also ignore the note since we cannot tell whether the
14061 equivalence is still true. It might be possible to do
14062 slightly better than this (we only have a problem if I2DEST
14063 or I1DEST is present in the expression), but it doesn't
14064 seem worth the trouble. */
14072 /* These notes say something about how a register is used. They must
14073 be present on any use of the register in I2 or I3. */
14078 {
14081 else
14083 }
14088 /* This can show up in several ways -- either directly in the
14089 pattern, or hidden off in the constant pool with (or without?)
14090 a REG_EQUAL note. */
14091 /* ??? Ignore the without-reg_equal-note problem for now. */
14103 {
14106 else
14108 }
14110 /* For REG_LABEL_TARGET on a JUMP_P, we prefer to put the note
14111 as a JUMP_LABEL or decrement LABEL_NUSES if it's already
14112 there. */
14117 {
14124 }
14130 {
14138 }
14142 /* This note says something about the value of a register prior
14143 to the execution of an insn. It is too much trouble to see
14144 if the note is still correct in all situations. It is better
14145 to simply delete it. */
14149 /* If we replaced the right hand side of FROM_INSN with a
14150 REG_EQUAL note, the original use of the dying register
14151 will not have been combined into I3 and I2. In such cases,
14152 FROM_INSN is guaranteed to be the first of the combined
14153 instructions, so we simply need to search back before
14154 FROM_INSN for the previous use or set of this register,
14155 then alter the notes there appropriately.
14157 If the register is used as an input in I3, it dies there.
14158 Similarly for I2, if it is nonzero and adjacent to I3.
14160 If the register is not used as an input in either I3 or I2
14161 and it is not one of the registers we were supposed to eliminate,
14162 there are two possibilities. We might have a non-adjacent I2
14163 or we might have somehow eliminated an additional register
14164 from a computation. For example, we might have had A & B where
14165 we discover that B will always be zero. In this case we will
14166 eliminate the reference to A.
14168 In both cases, we must search to see if we can find a previous
14169 use of A and put the death note there. */
14175 else
14176 {
14187 && !(i2mod
14189 i2mod_old_rhs)))
14194 /* If the new I2 sets the same register that is marked dead
14195 in the note, we do not know where to put the note.
14196 Give up. */
14199 }
14202 {
14206 {
14208 {
14212 }
14214 /* If the register is being set at TEM_INSN, see if that is all
14215 TEM_INSN is doing. If so, delete TEM_INSN. Otherwise, make this
14216 into a REG_UNUSED note instead. Don't delete sets to
14217 global register vars. */
14221 {
14232 ;
14234 /* Verify that it was the set, and not a clobber that
14235 modified the register.
14237 CC0 targets must be careful to maintain setter/user
14238 pairs. If we cannot delete the setter due to side
14239 effects, mark the user with an UNUSED note instead
14240 of deleting it. */
14244 && (!HAVE_cc0
14248 {
14249 /* Move the notes and links of TEM_INSN elsewhere.
14250 This might delete other dead insns recursively.
14251 First set the pattern to something that won't use
14252 any register. */
14266 /* Delete the setter too. */
14268 {
14281 }
14282 }
14283 else
14284 {
14287 /* If there isn't already a REG_UNUSED note, put one
14288 here. Do not place a REG_DEAD note, even if
14289 the register is also used here; that would not
14290 match the algorithm used in lifetime analysis
14291 and can cause the consistency check in the
14292 scheduler to fail. */
14297 }
14298 }
14302 {
14305 /* If we are doing a 3->2 combination, and we have a
14306 register which formerly died in i3 and was not used
14307 by i2, which now no longer dies in i3 and is used in
14308 i2 but does not die in i2, and place is between i2
14309 and i3, then we may need to move a link from place to
14310 i2. */
14312 && from_insn
14315 {
14319 }
14321 }
14325 }
14327 }
14329 /* If the register is set or already dead at PLACE, we needn't do
14330 anything with this note if it is still a REG_DEAD note.
14331 We check here if it is set at all, not if is it totally replaced,
14332 which is what `dead_or_set_p' checks, so also check for it being
14333 set partially. */
14336 {
14342 {
14343 /* Unless the register previously died in PLACE, clear
14344 last_death. [I no longer understand why this is
14345 being done.] */
14349 }
14350 else
14353 /* If this is a death note for a hard reg that is occupying
14354 multiple registers, ensure that we are still using all
14355 parts of the object. If we find a piece of the object
14356 that is unused, we must arrange for an appropriate REG_DEAD
14357 note to be added for it. However, we can't just emit a USE
14358 and tag the note to it, since the register might actually
14359 be dead; so we recourse, and the recursive call then finds
14360 the previous insn that used this register. */
14363 {
14372 {
14375 }
14378 {
14379 /* Put only REG_DEAD notes for pieces that are
14380 not already dead or set. */
14384 {
14391 {
14393 NULL_RTX);
14397 NULL_RTX);
14398 }
14403 {
14405 {
14409 }
14413 {
14416 }
14417 }
14418 }
14421 }
14422 }
14423 }
14427 /* Any other notes should not be present at this point in the
14428 compilation. */
14430 }
14433 {
14436 }
14440 }
14441 }
14442 \f
14443 /* Similarly to above, distribute the LOG_LINKS that used to be present on
14444 I3, I2, and I1 to new locations. This is also called to add a link
14445 pointing at I3 when I3's destination is changed. */
14447 static void
14449 {
14453 {
14460 /* If the insn that this link points to is a NOTE, ignore it. */
14469 {
14472 {
14488 }
14491 }
14492 else
14502 /* A LOG_LINK is defined as being placed on the first insn that uses
14503 a register and points to the insn that sets the register. Start
14504 searching at the next insn after the target of the link and stop
14505 when we reach a set of the register or the end of the basic block.
14507 Note that this correctly handles the link that used to point from
14508 I3 to I2. Also note that not much searching is typically done here
14509 since most links don't point very far away. */
14518 {
14522 }
14525 {
14528 }
14532 /* If we found a place to put the link, place it there unless there
14533 is already a link to the same insn as LINK at that point. */
14536 {
14544 {
14548 /* Set added_links_insn to the earliest insn we added a
14549 link to. */
14553 }
14554 }
14555 }
14556 }
14557 \f
14558 /* Check for any register or memory mentioned in EQUIV that is not
14559 mentioned in EXPR. This is used to restrict EQUIV to "specializations"
14560 of EXPR where some registers may have been replaced by constants. */
14562 static bool
14564 {
14567 {
14572 }
14574 }
14575 \f
14576 DEBUG_FUNCTION void
14578 {
14579 fprintf
14581 ";; Combiner statistics: %d attempts, %d substitutions (%d requiring new space),\n;; %d successes.\n\n",
14583 }
14585 void
14587 {
14588 fprintf
14590 "\n;; Combiner totals: %d attempts, %d substitutions (%d requiring new space),\n;; %d successes.\n",
14592 }
14593 \f
14594 /* Try combining insns through substitution. */
14595 static unsigned int
14597 {
14607 rebuild_jump_labels_after_combine
14610 /* Combining insns may have turned an indirect jump into a
14611 direct jump. Rebuild the JUMP_LABEL fields of jumping
14612 instructions. */
14614 {
14621 }
14625 }
14630 {
14640 };
14643 {
14647 {}
14649 /* opt_pass methods: */
14652 {
14654 }
14660 rtl_opt_pass *
14662 {
14664 }