1 /* { dg-do compile } */
2 /* { dg-options "--param=riscv-autovec-preference=scalable -march=rv32gcv -mabi=ilp32 -fno-tree-vectorize -fno-schedule-insns -fno-schedule-insns2" } */
4 #include "riscv_vector.h"
6 void f(void *base
, void *out
, void *mask_in
, size_t vl
, size_t m
) {
7 vbool64_t mask
= *(vbool64_t
*)mask_in
;
9 for (size_t i
= 0; i
< m
; i
++) {
11 vint8mf8_t v0
= __riscv_vle8_v_i8mf8(base
+ i
, 4);
12 vint8mf8_t v1
= __riscv_vle8_v_i8mf8_tu(v0
, base
+ i
+ 100, 4);
13 v1
= __riscv_vadd_vv_i8mf8 (v0
,v1
,4);
14 __riscv_vse8_v_i8mf8 (out
+ i
, v1
, 4);
16 vint16mf4_t v0
= __riscv_vle16_v_i16mf4(base
+ i
, 4);
17 vint16mf4_t v1
= __riscv_vle16_v_i16mf4_mu(mask
, v0
, base
+ i
+ 100, 4);
18 __riscv_vse16_v_i16mf4 (out
+ i
, v1
, 4);
23 /* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*4,\s*e8,\s*mf8,\s*tu,\s*mu} 1 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-g" no-opts "-funroll-loops" } } } } */