liboffloadmic/doc/doxygen/header.tex

   1 % Latex header for doxygen 1.8.3.1
   2 \documentclass{book}
   3 \usepackage[a4paper,top=2.5cm,bottom=2.5cm,left=2.5cm,right=2.5cm]{geometry}
   4 \usepackage{makeidx}
   5 \usepackage{natbib}
   6 \usepackage{graphicx}
   7 \usepackage{multicol}
   8 \usepackage{float}
   9 \usepackage{listings}
  10 \usepackage{color}
  11 \usepackage{ifthen}
  12 \usepackage[table]{xcolor}
  13 \usepackage{textcomp}
  14 \usepackage{alltt}
  15 \usepackage{ifpdf}
  16 \ifpdf
  17 \usepackage[pdftex,
  18             pagebackref=true,
  19             colorlinks=true,
  20             linkcolor=blue,
  21             unicode
  22            ]{hyperref}
  23 \else
  24 \usepackage[ps2pdf,
  25             pagebackref=true,
  26             colorlinks=true,
  27             linkcolor=blue,
  28             unicode
  29            ]{hyperref}
  30 \usepackage{pspicture}
  31 \fi
  32 \usepackage[utf8]{inputenc}
  33 \usepackage{mathptmx}
  34 \usepackage[scaled=.90]{helvet}
  35 \usepackage{courier}
  36 \usepackage{sectsty}
  37 \usepackage{amssymb}
  38 \usepackage[titles]{tocloft}
  39 \usepackage{doxygen}
  40 \usepackage{fancyhdr}
  41 \pagestyle{fancy}
  42 \lstset{language=C++,inputencoding=utf8,basicstyle=\footnotesize,breaklines=true,breakatwhitespace=true,tabsize=4,numbers=left }
  43 \makeindex
  44 \setcounter{tocdepth}{3}
  45 \renewcommand{\footrulewidth}{0.4pt}
  46 \renewcommand{\familydefault}{\sfdefault}
  47 \hfuzz=15pt
  48 \setlength{\emergencystretch}{15pt}
  49 \hbadness=750
  50 \tolerance=750
  51 \begin{document}
  52 \hypersetup{pageanchor=false,citecolor=blue}
  53 \begin{titlepage}
  54 \vspace*{7cm}
  55 \begin{center}
  56 {\Large Intel\textsuperscript{\textregistered} Offload Runtime Library }\\
  57 \vspace*{1cm}
  58 {\large Generated by Doxygen $doxygenversion }\\
  59 \vspace*{0.5cm}
  60 {\small $datetime }\\
  61 \end{center}
  62 \end{titlepage}
  63
  64 {\bf FTC Optimization Notice}
  65
  66 Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for
  67 optimizations that are not unique to Intel microprocessors. These optimizations include SSE2,
  68 SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the
  69 availability, functionality, or effectiveness of any optimization on microprocessors not
  70 manufactured by Intel.
  71
  72 Microprocessor-dependent optimizations in this product are intended for use with Intel
  73 microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for
  74 Intel microprocessors. Please refer to the applicable product User and Reference Guides for
  75 more information regarding the specific instruction sets covered by this notice.
  76
  77 Notice revision \#20110804
  78
  79 \vspace*{0.5cm}
  80
  81 {\bf Trademarks}
  82
  83 Intel, Xeon, and Intel Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.
  84
  85 This document is Copyright \textcopyright 2014-2016, Intel Corporation. All rights reserved.
  86
  87 \pagenumbering{roman}
  88 \tableofcontents
  89 \pagenumbering{arabic}
  90 \hypersetup{pageanchor=true,citecolor=blue}