?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
added 2.6.29.6 aldebaran kernel
[nao-ulib.git] / kernel / 2.6.29.6-aldebaran-rt / drivers / media / video / cx88 / cx88-dvb.c
blobaef5297534af95f7101ec065040f68cdf222bca7
1 /*
2 *
3 * device driver for Conexant 2388x based TV cards
4 * MPEG Transport Stream (DVB) routines
5 *
6 * (c) 2004, 2005 Chris Pascoe <c.pascoe@itee.uq.edu.au>
7 * (c) 2004 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License, or
12 * (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
22 */
23
24 #include <linux/module.h>
25 #include <linux/init.h>
26 #include <linux/device.h>
27 #include <linux/fs.h>
28 #include <linux/kthread.h>
29 #include <linux/file.h>
30 #include <linux/suspend.h>
31
32 #include "cx88.h"
33 #include "dvb-pll.h"
34 #include <media/v4l2-common.h>
35
36 #include "mt352.h"
37 #include "mt352_priv.h"
38 #include "cx88-vp3054-i2c.h"
39 #include "zl10353.h"
40 #include "cx22702.h"
41 #include "or51132.h"
42 #include "lgdt330x.h"
43 #include "s5h1409.h"
44 #include "xc5000.h"
45 #include "nxt200x.h"
46 #include "cx24123.h"
47 #include "isl6421.h"
48 #include "tuner-simple.h"
49 #include "tda9887.h"
50 #include "s5h1411.h"
51 #include "stv0299.h"
52 #include "z0194a.h"
53 #include "stv0288.h"
54 #include "stb6000.h"
55 #include "cx24116.h"
56
57 MODULE_DESCRIPTION("driver for cx2388x based DVB cards");
58 MODULE_AUTHOR("Chris Pascoe <c.pascoe@itee.uq.edu.au>");
59 MODULE_AUTHOR("Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]");
60 MODULE_LICENSE("GPL");
61
62 static unsigned int debug;
63 module_param(debug, int, 0644);
64 MODULE_PARM_DESC(debug,"enable debug messages [dvb]");
65
66 DVB_DEFINE_MOD_OPT_ADAPTER_NR(adapter_nr);
67
68 #define dprintk(level,fmt, arg...) if (debug >= level) \
69 printk(KERN_DEBUG "%s/2-dvb: " fmt, core->name, ## arg)
70
71 /* ------------------------------------------------------------------ */
72
73 static int dvb_buf_setup(struct videobuf_queue *q,
74 unsigned int *count, unsigned int *size)
75 {
76 struct cx8802_dev *dev = q->priv_data;
77
78 dev->ts_packet_size = 188 * 4;
79 dev->ts_packet_count = 32;
80
81 *size = dev->ts_packet_size * dev->ts_packet_count;
82 *count = 32;
83 return 0;
84 }
85
86 static int dvb_buf_prepare(struct videobuf_queue *q,
87 struct videobuf_buffer *vb, enum v4l2_field field)
88 {
89 struct cx8802_dev *dev = q->priv_data;
90 return cx8802_buf_prepare(q, dev, (struct cx88_buffer*)vb,field);
91 }
92
93 static void dvb_buf_queue(struct videobuf_queue *q, struct videobuf_buffer *vb)
94 {
95 struct cx8802_dev *dev = q->priv_data;
96 cx8802_buf_queue(dev, (struct cx88_buffer*)vb);
97 }
98
99 static void dvb_buf_release(struct videobuf_queue *q,
100 struct videobuf_buffer *vb)
101 {
102 cx88_free_buffer(q, (struct cx88_buffer*)vb);
103 }
104
105 static struct videobuf_queue_ops dvb_qops = {
106 .buf_setup = dvb_buf_setup,
107 .buf_prepare = dvb_buf_prepare,
108 .buf_queue = dvb_buf_queue,
109 .buf_release = dvb_buf_release,
110 };
111
112 /* ------------------------------------------------------------------ */
113
114 static int cx88_dvb_bus_ctrl(struct dvb_frontend* fe, int acquire)
115 {
116 struct cx8802_dev *dev= fe->dvb->priv;
117 struct cx8802_driver *drv = NULL;
118 int ret = 0;
119 int fe_id;
120
121 fe_id = videobuf_dvb_find_frontend(&dev->frontends, fe);
122 if (!fe_id) {
123 printk(KERN_ERR "%s() No frontend found\n", __func__);
124 return -EINVAL;
125 }
126
127 drv = cx8802_get_driver(dev, CX88_MPEG_DVB);
128 if (drv) {
129 if (acquire){
130 dev->frontends.active_fe_id = fe_id;
131 ret = drv->request_acquire(drv);
132 } else {
133 ret = drv->request_release(drv);
134 dev->frontends.active_fe_id = 0;
135 }
136 }
137
138 return ret;
139 }
140
141 static void cx88_dvb_gate_ctrl(struct cx88_core *core, int open)
142 {
143 struct videobuf_dvb_frontends *f;
144 struct videobuf_dvb_frontend *fe;
145
146 if (!core->dvbdev)
147 return;
148
149 f = &core->dvbdev->frontends;
150
151 if (!f)
152 return;
153
154 if (f->gate <= 1) /* undefined or fe0 */
155 fe = videobuf_dvb_get_frontend(f, 1);
156 else
157 fe = videobuf_dvb_get_frontend(f, f->gate);
158
159 if (fe && fe->dvb.frontend && fe->dvb.frontend->ops.i2c_gate_ctrl)
160 fe->dvb.frontend->ops.i2c_gate_ctrl(fe->dvb.frontend, open);
161 }
162
163 /* ------------------------------------------------------------------ */
164
165 static int dvico_fusionhdtv_demod_init(struct dvb_frontend* fe)
166 {
167 static u8 clock_config [] = { CLOCK_CTL, 0x38, 0x39 };
168 static u8 reset [] = { RESET, 0x80 };
169 static u8 adc_ctl_1_cfg [] = { ADC_CTL_1, 0x40 };
170 static u8 agc_cfg [] = { AGC_TARGET, 0x24, 0x20 };
171 static u8 gpp_ctl_cfg [] = { GPP_CTL, 0x33 };
172 static u8 capt_range_cfg[] = { CAPT_RANGE, 0x32 };
173
174 mt352_write(fe, clock_config, sizeof(clock_config));
175 udelay(200);
176 mt352_write(fe, reset, sizeof(reset));
177 mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
178
179 mt352_write(fe, agc_cfg, sizeof(agc_cfg));
180 mt352_write(fe, gpp_ctl_cfg, sizeof(gpp_ctl_cfg));
181 mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
182 return 0;
183 }
184
185 static int dvico_dual_demod_init(struct dvb_frontend *fe)
186 {
187 static u8 clock_config [] = { CLOCK_CTL, 0x38, 0x38 };
188 static u8 reset [] = { RESET, 0x80 };
189 static u8 adc_ctl_1_cfg [] = { ADC_CTL_1, 0x40 };
190 static u8 agc_cfg [] = { AGC_TARGET, 0x28, 0x20 };
191 static u8 gpp_ctl_cfg [] = { GPP_CTL, 0x33 };
192 static u8 capt_range_cfg[] = { CAPT_RANGE, 0x32 };
193
194 mt352_write(fe, clock_config, sizeof(clock_config));
195 udelay(200);
196 mt352_write(fe, reset, sizeof(reset));
197 mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
198
199 mt352_write(fe, agc_cfg, sizeof(agc_cfg));
200 mt352_write(fe, gpp_ctl_cfg, sizeof(gpp_ctl_cfg));
201 mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
202
203 return 0;
204 }
205
206 static int dntv_live_dvbt_demod_init(struct dvb_frontend* fe)
207 {
208 static u8 clock_config [] = { 0x89, 0x38, 0x39 };
209 static u8 reset [] = { 0x50, 0x80 };
210 static u8 adc_ctl_1_cfg [] = { 0x8E, 0x40 };
211 static u8 agc_cfg [] = { 0x67, 0x10, 0x23, 0x00, 0xFF, 0xFF,
212 0x00, 0xFF, 0x00, 0x40, 0x40 };
213 static u8 dntv_extra[] = { 0xB5, 0x7A };
214 static u8 capt_range_cfg[] = { 0x75, 0x32 };
215
216 mt352_write(fe, clock_config, sizeof(clock_config));
217 udelay(2000);
218 mt352_write(fe, reset, sizeof(reset));
219 mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
220
221 mt352_write(fe, agc_cfg, sizeof(agc_cfg));
222 udelay(2000);
223 mt352_write(fe, dntv_extra, sizeof(dntv_extra));
224 mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
225
226 return 0;
227 }
228
229 static struct mt352_config dvico_fusionhdtv = {
230 .demod_address = 0x0f,
231 .demod_init = dvico_fusionhdtv_demod_init,
232 };
233
234 static struct mt352_config dntv_live_dvbt_config = {
235 .demod_address = 0x0f,
236 .demod_init = dntv_live_dvbt_demod_init,
237 };
238
239 static struct mt352_config dvico_fusionhdtv_dual = {
240 .demod_address = 0x0f,
241 .demod_init = dvico_dual_demod_init,
242 };
243
244 #if defined(CONFIG_VIDEO_CX88_VP3054) || (defined(CONFIG_VIDEO_CX88_VP3054_MODULE) && defined(MODULE))
245 static int dntv_live_dvbt_pro_demod_init(struct dvb_frontend* fe)
246 {
247 static u8 clock_config [] = { 0x89, 0x38, 0x38 };
248 static u8 reset [] = { 0x50, 0x80 };
249 static u8 adc_ctl_1_cfg [] = { 0x8E, 0x40 };
250 static u8 agc_cfg [] = { 0x67, 0x10, 0x20, 0x00, 0xFF, 0xFF,
251 0x00, 0xFF, 0x00, 0x40, 0x40 };
252 static u8 dntv_extra[] = { 0xB5, 0x7A };
253 static u8 capt_range_cfg[] = { 0x75, 0x32 };
254
255 mt352_write(fe, clock_config, sizeof(clock_config));
256 udelay(2000);
257 mt352_write(fe, reset, sizeof(reset));
258 mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
259
260 mt352_write(fe, agc_cfg, sizeof(agc_cfg));
261 udelay(2000);
262 mt352_write(fe, dntv_extra, sizeof(dntv_extra));
263 mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
264
265 return 0;
266 }
267
268 static struct mt352_config dntv_live_dvbt_pro_config = {
269 .demod_address = 0x0f,
270 .no_tuner = 1,
271 .demod_init = dntv_live_dvbt_pro_demod_init,
272 };
273 #endif
274
275 static struct zl10353_config dvico_fusionhdtv_hybrid = {
276 .demod_address = 0x0f,
277 .no_tuner = 1,
278 };
279
280 static struct zl10353_config dvico_fusionhdtv_xc3028 = {
281 .demod_address = 0x0f,
282 .if2 = 45600,
283 .no_tuner = 1,
284 };
285
286 static struct mt352_config dvico_fusionhdtv_mt352_xc3028 = {
287 .demod_address = 0x0f,
288 .if2 = 4560,
289 .no_tuner = 1,
290 .demod_init = dvico_fusionhdtv_demod_init,
291 };
292
293 static struct zl10353_config dvico_fusionhdtv_plus_v1_1 = {
294 .demod_address = 0x0f,
295 };
296
297 static struct cx22702_config connexant_refboard_config = {
298 .demod_address = 0x43,
299 .output_mode = CX22702_SERIAL_OUTPUT,
300 };
301
302 static struct cx22702_config hauppauge_hvr_config = {
303 .demod_address = 0x63,
304 .output_mode = CX22702_SERIAL_OUTPUT,
305 };
306
307 static int or51132_set_ts_param(struct dvb_frontend* fe, int is_punctured)
308 {
309 struct cx8802_dev *dev= fe->dvb->priv;
310 dev->ts_gen_cntrl = is_punctured ? 0x04 : 0x00;
311 return 0;
312 }
313
314 static struct or51132_config pchdtv_hd3000 = {
315 .demod_address = 0x15,
316 .set_ts_params = or51132_set_ts_param,
317 };
318
319 static int lgdt330x_pll_rf_set(struct dvb_frontend* fe, int index)
320 {
321 struct cx8802_dev *dev= fe->dvb->priv;
322 struct cx88_core *core = dev->core;
323
324 dprintk(1, "%s: index = %d\n", __func__, index);
325 if (index == 0)
326 cx_clear(MO_GP0_IO, 8);
327 else
328 cx_set(MO_GP0_IO, 8);
329 return 0;
330 }
331
332 static int lgdt330x_set_ts_param(struct dvb_frontend* fe, int is_punctured)
333 {
334 struct cx8802_dev *dev= fe->dvb->priv;
335 if (is_punctured)
336 dev->ts_gen_cntrl |= 0x04;
337 else
338 dev->ts_gen_cntrl &= ~0x04;
339 return 0;
340 }
341
342 static struct lgdt330x_config fusionhdtv_3_gold = {
343 .demod_address = 0x0e,
344 .demod_chip = LGDT3302,
345 .serial_mpeg = 0x04, /* TPSERIAL for 3302 in TOP_CONTROL */
346 .set_ts_params = lgdt330x_set_ts_param,
347 };
348
349 static struct lgdt330x_config fusionhdtv_5_gold = {
350 .demod_address = 0x0e,
351 .demod_chip = LGDT3303,
352 .serial_mpeg = 0x40, /* TPSERIAL for 3303 in TOP_CONTROL */
353 .set_ts_params = lgdt330x_set_ts_param,
354 };
355
356 static struct lgdt330x_config pchdtv_hd5500 = {
357 .demod_address = 0x59,
358 .demod_chip = LGDT3303,
359 .serial_mpeg = 0x40, /* TPSERIAL for 3303 in TOP_CONTROL */
360 .set_ts_params = lgdt330x_set_ts_param,
361 };
362
363 static int nxt200x_set_ts_param(struct dvb_frontend* fe, int is_punctured)
364 {
365 struct cx8802_dev *dev= fe->dvb->priv;
366 dev->ts_gen_cntrl = is_punctured ? 0x04 : 0x00;
367 return 0;
368 }
369
370 static struct nxt200x_config ati_hdtvwonder = {
371 .demod_address = 0x0a,
372 .set_ts_params = nxt200x_set_ts_param,
373 };
374
375 static int cx24123_set_ts_param(struct dvb_frontend* fe,
376 int is_punctured)
377 {
378 struct cx8802_dev *dev= fe->dvb->priv;
379 dev->ts_gen_cntrl = 0x02;
380 return 0;
381 }
382
383 static int kworld_dvbs_100_set_voltage(struct dvb_frontend* fe,
384 fe_sec_voltage_t voltage)
385 {
386 struct cx8802_dev *dev= fe->dvb->priv;
387 struct cx88_core *core = dev->core;
388
389 if (voltage == SEC_VOLTAGE_OFF)
390 cx_write(MO_GP0_IO, 0x000006fb);
391 else
392 cx_write(MO_GP0_IO, 0x000006f9);
393
394 if (core->prev_set_voltage)
395 return core->prev_set_voltage(fe, voltage);
396 return 0;
397 }
398
399 static int geniatech_dvbs_set_voltage(struct dvb_frontend *fe,
400 fe_sec_voltage_t voltage)
401 {
402 struct cx8802_dev *dev= fe->dvb->priv;
403 struct cx88_core *core = dev->core;
404
405 if (voltage == SEC_VOLTAGE_OFF) {
406 dprintk(1,"LNB Voltage OFF\n");
407 cx_write(MO_GP0_IO, 0x0000efff);
408 }
409
410 if (core->prev_set_voltage)
411 return core->prev_set_voltage(fe, voltage);
412 return 0;
413 }
414
415 static int tevii_dvbs_set_voltage(struct dvb_frontend *fe,
416 fe_sec_voltage_t voltage)
417 {
418 struct cx8802_dev *dev= fe->dvb->priv;
419 struct cx88_core *core = dev->core;
420
421 switch (voltage) {
422 case SEC_VOLTAGE_13:
423 printk("LNB Voltage SEC_VOLTAGE_13\n");
424 cx_write(MO_GP0_IO, 0x00006040);
425 break;
426 case SEC_VOLTAGE_18:
427 printk("LNB Voltage SEC_VOLTAGE_18\n");
428 cx_write(MO_GP0_IO, 0x00006060);
429 break;
430 case SEC_VOLTAGE_OFF:
431 printk("LNB Voltage SEC_VOLTAGE_off\n");
432 break;
433 }
434
435 if (core->prev_set_voltage)
436 return core->prev_set_voltage(fe, voltage);
437 return 0;
438 }
439
440 static struct cx24123_config geniatech_dvbs_config = {
441 .demod_address = 0x55,
442 .set_ts_params = cx24123_set_ts_param,
443 };
444
445 static struct cx24123_config hauppauge_novas_config = {
446 .demod_address = 0x55,
447 .set_ts_params = cx24123_set_ts_param,
448 };
449
450 static struct cx24123_config kworld_dvbs_100_config = {
451 .demod_address = 0x15,
452 .set_ts_params = cx24123_set_ts_param,
453 .lnb_polarity = 1,
454 };
455
456 static struct s5h1409_config pinnacle_pctv_hd_800i_config = {
457 .demod_address = 0x32 >> 1,
458 .output_mode = S5H1409_PARALLEL_OUTPUT,
459 .gpio = S5H1409_GPIO_ON,
460 .qam_if = 44000,
461 .inversion = S5H1409_INVERSION_OFF,
462 .status_mode = S5H1409_DEMODLOCKING,
463 .mpeg_timing = S5H1409_MPEGTIMING_NONCONTINOUS_NONINVERTING_CLOCK,
464 };
465
466 static struct s5h1409_config dvico_hdtv5_pci_nano_config = {
467 .demod_address = 0x32 >> 1,
468 .output_mode = S5H1409_SERIAL_OUTPUT,
469 .gpio = S5H1409_GPIO_OFF,
470 .inversion = S5H1409_INVERSION_OFF,
471 .status_mode = S5H1409_DEMODLOCKING,
472 .mpeg_timing = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
473 };
474
475 static struct s5h1409_config kworld_atsc_120_config = {
476 .demod_address = 0x32 >> 1,
477 .output_mode = S5H1409_SERIAL_OUTPUT,
478 .gpio = S5H1409_GPIO_OFF,
479 .inversion = S5H1409_INVERSION_OFF,
480 .status_mode = S5H1409_DEMODLOCKING,
481 .mpeg_timing = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
482 };
483
484 static struct xc5000_config pinnacle_pctv_hd_800i_tuner_config = {
485 .i2c_address = 0x64,
486 .if_khz = 5380,
487 };
488
489 static struct zl10353_config cx88_pinnacle_hybrid_pctv = {
490 .demod_address = (0x1e >> 1),
491 .no_tuner = 1,
492 .if2 = 45600,
493 };
494
495 static struct zl10353_config cx88_geniatech_x8000_mt = {
496 .demod_address = (0x1e >> 1),
497 .no_tuner = 1,
498 };
499
500 static struct s5h1411_config dvico_fusionhdtv7_config = {
501 .output_mode = S5H1411_SERIAL_OUTPUT,
502 .gpio = S5H1411_GPIO_ON,
503 .mpeg_timing = S5H1411_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
504 .qam_if = S5H1411_IF_44000,
505 .vsb_if = S5H1411_IF_44000,
506 .inversion = S5H1411_INVERSION_OFF,
507 .status_mode = S5H1411_DEMODLOCKING
508 };
509
510 static struct xc5000_config dvico_fusionhdtv7_tuner_config = {
511 .i2c_address = 0xc2 >> 1,
512 .if_khz = 5380,
513 };
514
515 static int attach_xc3028(u8 addr, struct cx8802_dev *dev)
516 {
517 struct dvb_frontend *fe;
518 struct videobuf_dvb_frontend *fe0 = NULL;
519 struct xc2028_ctrl ctl;
520 struct xc2028_config cfg = {
521 .i2c_adap = &dev->core->i2c_adap,
522 .i2c_addr = addr,
523 .ctrl = &ctl,
524 };
525
526 /* Get the first frontend */
527 fe0 = videobuf_dvb_get_frontend(&dev->frontends, 1);
528 if (!fe0)
529 return -EINVAL;
530
531 if (!fe0->dvb.frontend) {
532 printk(KERN_ERR "%s/2: dvb frontend not attached. "
533 "Can't attach xc3028\n",
534 dev->core->name);
535 return -EINVAL;
536 }
537
538 /*
539 * Some xc3028 devices may be hidden by an I2C gate. This is known
540 * to happen with some s5h1409-based devices.
541 * Now that I2C gate is open, sets up xc3028 configuration
542 */
543 cx88_setup_xc3028(dev->core, &ctl);
544
545 fe = dvb_attach(xc2028_attach, fe0->dvb.frontend, &cfg);
546 if (!fe) {
547 printk(KERN_ERR "%s/2: xc3028 attach failed\n",
548 dev->core->name);
549 dvb_frontend_detach(fe0->dvb.frontend);
550 dvb_unregister_frontend(fe0->dvb.frontend);
551 fe0->dvb.frontend = NULL;
552 return -EINVAL;
553 }
554
555 printk(KERN_INFO "%s/2: xc3028 attached\n",
556 dev->core->name);
557
558 return 0;
559 }
560
561 static int cx24116_set_ts_param(struct dvb_frontend *fe,
562 int is_punctured)
563 {
564 struct cx8802_dev *dev = fe->dvb->priv;
565 dev->ts_gen_cntrl = 0x2;
566
567 return 0;
568 }
569
570 static int cx24116_reset_device(struct dvb_frontend *fe)
571 {
572 struct cx8802_dev *dev = fe->dvb->priv;
573 struct cx88_core *core = dev->core;
574
575 /* Reset the part */
576 /* Put the cx24116 into reset */
577 cx_write(MO_SRST_IO, 0);
578 msleep(10);
579 /* Take the cx24116 out of reset */
580 cx_write(MO_SRST_IO, 1);
581 msleep(10);
582
583 return 0;
584 }
585
586 static struct cx24116_config hauppauge_hvr4000_config = {
587 .demod_address = 0x05,
588 .set_ts_params = cx24116_set_ts_param,
589 .reset_device = cx24116_reset_device,
590 };
591
592 static struct cx24116_config tevii_s460_config = {
593 .demod_address = 0x55,
594 .set_ts_params = cx24116_set_ts_param,
595 .reset_device = cx24116_reset_device,
596 };
597
598 static struct stv0299_config tevii_tuner_sharp_config = {
599 .demod_address = 0x68,
600 .inittab = sharp_z0194a_inittab,
601 .mclk = 88000000UL,
602 .invert = 1,
603 .skip_reinit = 0,
604 .lock_output = 1,
605 .volt13_op0_op1 = STV0299_VOLT13_OP1,
606 .min_delay_ms = 100,
607 .set_symbol_rate = sharp_z0194a_set_symbol_rate,
608 .set_ts_params = cx24116_set_ts_param,
609 };
610
611 static struct stv0288_config tevii_tuner_earda_config = {
612 .demod_address = 0x68,
613 .min_delay_ms = 100,
614 .set_ts_params = cx24116_set_ts_param,
615 };
616
617 static int cx8802_alloc_frontends(struct cx8802_dev *dev)
618 {
619 struct cx88_core *core = dev->core;
620 struct videobuf_dvb_frontend *fe = NULL;
621 int i;
622
623 mutex_init(&dev->frontends.lock);
624 INIT_LIST_HEAD(&dev->frontends.felist);
625
626 if (!core->board.num_frontends)
627 return -ENODEV;
628
629 printk(KERN_INFO "%s() allocating %d frontend(s)\n", __func__,
630 core->board.num_frontends);
631 for (i = 1; i <= core->board.num_frontends; i++) {
632 fe = videobuf_dvb_alloc_frontend(&dev->frontends, i);
633 if (!fe) {
634 printk(KERN_ERR "%s() failed to alloc\n", __func__);
635 videobuf_dvb_dealloc_frontends(&dev->frontends);
636 return -ENOMEM;
637 }
638 }
639 return 0;
640 }
641
642 static int dvb_register(struct cx8802_dev *dev)
643 {
644 struct cx88_core *core = dev->core;
645 struct videobuf_dvb_frontend *fe0, *fe1 = NULL;
646 int mfe_shared = 0; /* bus not shared by default */
647
648 if (0 != core->i2c_rc) {
649 printk(KERN_ERR "%s/2: no i2c-bus available, cannot attach dvb drivers\n", core->name);
650 goto frontend_detach;
651 }
652
653 /* Get the first frontend */
654 fe0 = videobuf_dvb_get_frontend(&dev->frontends, 1);
655 if (!fe0)
656 goto frontend_detach;
657
658 /* multi-frontend gate control is undefined or defaults to fe0 */
659 dev->frontends.gate = 0;
660
661 /* Sets the gate control callback to be used by i2c command calls */
662 core->gate_ctrl = cx88_dvb_gate_ctrl;
663
664 /* init frontend(s) */
665 switch (core->boardnr) {
666 case CX88_BOARD_HAUPPAUGE_DVB_T1:
667 fe0->dvb.frontend = dvb_attach(cx22702_attach,
668 &connexant_refboard_config,
669 &core->i2c_adap);
670 if (fe0->dvb.frontend != NULL) {
671 if (!dvb_attach(dvb_pll_attach, fe0->dvb.frontend,
672 0x61, &core->i2c_adap,
673 DVB_PLL_THOMSON_DTT759X))
674 goto frontend_detach;
675 }
676 break;
677 case CX88_BOARD_TERRATEC_CINERGY_1400_DVB_T1:
678 case CX88_BOARD_CONEXANT_DVB_T1:
679 case CX88_BOARD_KWORLD_DVB_T_CX22702:
680 case CX88_BOARD_WINFAST_DTV1000:
681 fe0->dvb.frontend = dvb_attach(cx22702_attach,
682 &connexant_refboard_config,
683 &core->i2c_adap);
684 if (fe0->dvb.frontend != NULL) {
685 if (!dvb_attach(dvb_pll_attach, fe0->dvb.frontend,
686 0x60, &core->i2c_adap,
687 DVB_PLL_THOMSON_DTT7579))
688 goto frontend_detach;
689 }
690 break;
691 case CX88_BOARD_WINFAST_DTV2000H:
692 case CX88_BOARD_HAUPPAUGE_HVR1100:
693 case CX88_BOARD_HAUPPAUGE_HVR1100LP:
694 case CX88_BOARD_HAUPPAUGE_HVR1300:
695 fe0->dvb.frontend = dvb_attach(cx22702_attach,
696 &hauppauge_hvr_config,
697 &core->i2c_adap);
698 if (fe0->dvb.frontend != NULL) {
699 if (!dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
700 &core->i2c_adap, 0x61,
701 TUNER_PHILIPS_FMD1216ME_MK3))
702 goto frontend_detach;
703 }
704 break;
705 case CX88_BOARD_HAUPPAUGE_HVR3000:
706 /* MFE frontend 1 */
707 mfe_shared = 1;
708 dev->frontends.gate = 2;
709 /* DVB-S init */
710 fe0->dvb.frontend = dvb_attach(cx24123_attach,
711 &hauppauge_novas_config,
712 &dev->core->i2c_adap);
713 if (fe0->dvb.frontend) {
714 if (!dvb_attach(isl6421_attach,
715 fe0->dvb.frontend,
716 &dev->core->i2c_adap,
717 0x08, ISL6421_DCL, 0x00))
718 goto frontend_detach;
719 }
720 /* MFE frontend 2 */
721 fe1 = videobuf_dvb_get_frontend(&dev->frontends, 2);
722 if (!fe1)
723 goto frontend_detach;
724 /* DVB-T init */
725 fe1->dvb.frontend = dvb_attach(cx22702_attach,
726 &hauppauge_hvr_config,
727 &dev->core->i2c_adap);
728 if (fe1->dvb.frontend) {
729 fe1->dvb.frontend->id = 1;
730 if (!dvb_attach(simple_tuner_attach,
731 fe1->dvb.frontend,
732 &dev->core->i2c_adap,
733 0x61, TUNER_PHILIPS_FMD1216ME_MK3))
734 goto frontend_detach;
735 }
736 break;
737 case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_PLUS:
738 fe0->dvb.frontend = dvb_attach(mt352_attach,
739 &dvico_fusionhdtv,
740 &core->i2c_adap);
741 if (fe0->dvb.frontend != NULL) {
742 if (!dvb_attach(dvb_pll_attach, fe0->dvb.frontend,
743 0x60, NULL, DVB_PLL_THOMSON_DTT7579))
744 goto frontend_detach;
745 break;
746 }
747 /* ZL10353 replaces MT352 on later cards */
748 fe0->dvb.frontend = dvb_attach(zl10353_attach,
749 &dvico_fusionhdtv_plus_v1_1,
750 &core->i2c_adap);
751 if (fe0->dvb.frontend != NULL) {
752 if (!dvb_attach(dvb_pll_attach, fe0->dvb.frontend,
753 0x60, NULL, DVB_PLL_THOMSON_DTT7579))
754 goto frontend_detach;
755 }
756 break;
757 case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL:
758 /* The tin box says DEE1601, but it seems to be DTT7579
759 * compatible, with a slightly different MT352 AGC gain. */
760 fe0->dvb.frontend = dvb_attach(mt352_attach,
761 &dvico_fusionhdtv_dual,
762 &core->i2c_adap);
763 if (fe0->dvb.frontend != NULL) {
764 if (!dvb_attach(dvb_pll_attach, fe0->dvb.frontend,
765 0x61, NULL, DVB_PLL_THOMSON_DTT7579))
766 goto frontend_detach;
767 break;
768 }
769 /* ZL10353 replaces MT352 on later cards */
770 fe0->dvb.frontend = dvb_attach(zl10353_attach,
771 &dvico_fusionhdtv_plus_v1_1,
772 &core->i2c_adap);
773 if (fe0->dvb.frontend != NULL) {
774 if (!dvb_attach(dvb_pll_attach, fe0->dvb.frontend,
775 0x61, NULL, DVB_PLL_THOMSON_DTT7579))
776 goto frontend_detach;
777 }
778 break;
779 case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T1:
780 fe0->dvb.frontend = dvb_attach(mt352_attach,
781 &dvico_fusionhdtv,
782 &core->i2c_adap);
783 if (fe0->dvb.frontend != NULL) {
784 if (!dvb_attach(dvb_pll_attach, fe0->dvb.frontend,
785 0x61, NULL, DVB_PLL_LG_Z201))
786 goto frontend_detach;
787 }
788 break;
789 case CX88_BOARD_KWORLD_DVB_T:
790 case CX88_BOARD_DNTV_LIVE_DVB_T:
791 case CX88_BOARD_ADSTECH_DVB_T_PCI:
792 fe0->dvb.frontend = dvb_attach(mt352_attach,
793 &dntv_live_dvbt_config,
794 &core->i2c_adap);
795 if (fe0->dvb.frontend != NULL) {
796 if (!dvb_attach(dvb_pll_attach, fe0->dvb.frontend,
797 0x61, NULL, DVB_PLL_UNKNOWN_1))
798 goto frontend_detach;
799 }
800 break;
801 case CX88_BOARD_DNTV_LIVE_DVB_T_PRO:
802 #if defined(CONFIG_VIDEO_CX88_VP3054) || (defined(CONFIG_VIDEO_CX88_VP3054_MODULE) && defined(MODULE))
803 /* MT352 is on a secondary I2C bus made from some GPIO lines */
804 fe0->dvb.frontend = dvb_attach(mt352_attach, &dntv_live_dvbt_pro_config,
805 &dev->vp3054->adap);
806 if (fe0->dvb.frontend != NULL) {
807 if (!dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
808 &core->i2c_adap, 0x61,
809 TUNER_PHILIPS_FMD1216ME_MK3))
810 goto frontend_detach;
811 }
812 #else
813 printk(KERN_ERR "%s/2: built without vp3054 support\n",
814 core->name);
815 #endif
816 break;
817 case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_HYBRID:
818 fe0->dvb.frontend = dvb_attach(zl10353_attach,
819 &dvico_fusionhdtv_hybrid,
820 &core->i2c_adap);
821 if (fe0->dvb.frontend != NULL) {
822 if (!dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
823 &core->i2c_adap, 0x61,
824 TUNER_THOMSON_FE6600))
825 goto frontend_detach;
826 }
827 break;
828 case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_PRO:
829 fe0->dvb.frontend = dvb_attach(zl10353_attach,
830 &dvico_fusionhdtv_xc3028,
831 &core->i2c_adap);
832 if (fe0->dvb.frontend == NULL)
833 fe0->dvb.frontend = dvb_attach(mt352_attach,
834 &dvico_fusionhdtv_mt352_xc3028,
835 &core->i2c_adap);
836 /*
837 * On this board, the demod provides the I2C bus pullup.
838 * We must not permit gate_ctrl to be performed, or
839 * the xc3028 cannot communicate on the bus.
840 */
841 if (fe0->dvb.frontend)
842 fe0->dvb.frontend->ops.i2c_gate_ctrl = NULL;
843 if (attach_xc3028(0x61, dev) < 0)
844 goto frontend_detach;
845 break;
846 case CX88_BOARD_PCHDTV_HD3000:
847 fe0->dvb.frontend = dvb_attach(or51132_attach, &pchdtv_hd3000,
848 &core->i2c_adap);
849 if (fe0->dvb.frontend != NULL) {
850 if (!dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
851 &core->i2c_adap, 0x61,
852 TUNER_THOMSON_DTT761X))
853 goto frontend_detach;
854 }
855 break;
856 case CX88_BOARD_DVICO_FUSIONHDTV_3_GOLD_Q:
857 dev->ts_gen_cntrl = 0x08;
858
859 /* Do a hardware reset of chip before using it. */
860 cx_clear(MO_GP0_IO, 1);
861 mdelay(100);
862 cx_set(MO_GP0_IO, 1);
863 mdelay(200);
864
865 /* Select RF connector callback */
866 fusionhdtv_3_gold.pll_rf_set = lgdt330x_pll_rf_set;
867 fe0->dvb.frontend = dvb_attach(lgdt330x_attach,
868 &fusionhdtv_3_gold,
869 &core->i2c_adap);
870 if (fe0->dvb.frontend != NULL) {
871 if (!dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
872 &core->i2c_adap, 0x61,
873 TUNER_MICROTUNE_4042FI5))
874 goto frontend_detach;
875 }
876 break;
877 case CX88_BOARD_DVICO_FUSIONHDTV_3_GOLD_T:
878 dev->ts_gen_cntrl = 0x08;
879
880 /* Do a hardware reset of chip before using it. */
881 cx_clear(MO_GP0_IO, 1);
882 mdelay(100);
883 cx_set(MO_GP0_IO, 9);
884 mdelay(200);
885 fe0->dvb.frontend = dvb_attach(lgdt330x_attach,
886 &fusionhdtv_3_gold,
887 &core->i2c_adap);
888 if (fe0->dvb.frontend != NULL) {
889 if (!dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
890 &core->i2c_adap, 0x61,
891 TUNER_THOMSON_DTT761X))
892 goto frontend_detach;
893 }
894 break;
895 case CX88_BOARD_DVICO_FUSIONHDTV_5_GOLD:
896 dev->ts_gen_cntrl = 0x08;
897
898 /* Do a hardware reset of chip before using it. */
899 cx_clear(MO_GP0_IO, 1);
900 mdelay(100);
901 cx_set(MO_GP0_IO, 1);
902 mdelay(200);
903 fe0->dvb.frontend = dvb_attach(lgdt330x_attach,
904 &fusionhdtv_5_gold,
905 &core->i2c_adap);
906 if (fe0->dvb.frontend != NULL) {
907 if (!dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
908 &core->i2c_adap, 0x61,
909 TUNER_LG_TDVS_H06XF))
910 goto frontend_detach;
911 if (!dvb_attach(tda9887_attach, fe0->dvb.frontend,
912 &core->i2c_adap, 0x43))
913 goto frontend_detach;
914 }
915 break;
916 case CX88_BOARD_PCHDTV_HD5500:
917 dev->ts_gen_cntrl = 0x08;
918
919 /* Do a hardware reset of chip before using it. */
920 cx_clear(MO_GP0_IO, 1);
921 mdelay(100);
922 cx_set(MO_GP0_IO, 1);
923 mdelay(200);
924 fe0->dvb.frontend = dvb_attach(lgdt330x_attach,
925 &pchdtv_hd5500,
926 &core->i2c_adap);
927 if (fe0->dvb.frontend != NULL) {
928 if (!dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
929 &core->i2c_adap, 0x61,
930 TUNER_LG_TDVS_H06XF))
931 goto frontend_detach;
932 if (!dvb_attach(tda9887_attach, fe0->dvb.frontend,
933 &core->i2c_adap, 0x43))
934 goto frontend_detach;
935 }
936 break;
937 case CX88_BOARD_ATI_HDTVWONDER:
938 fe0->dvb.frontend = dvb_attach(nxt200x_attach,
939 &ati_hdtvwonder,
940 &core->i2c_adap);
941 if (fe0->dvb.frontend != NULL) {
942 if (!dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
943 &core->i2c_adap, 0x61,
944 TUNER_PHILIPS_TUV1236D))
945 goto frontend_detach;
946 }
947 break;
948 case CX88_BOARD_HAUPPAUGE_NOVASPLUS_S1:
949 case CX88_BOARD_HAUPPAUGE_NOVASE2_S1:
950 fe0->dvb.frontend = dvb_attach(cx24123_attach,
951 &hauppauge_novas_config,
952 &core->i2c_adap);
953 if (fe0->dvb.frontend) {
954 if (!dvb_attach(isl6421_attach, fe0->dvb.frontend,
955 &core->i2c_adap, 0x08, ISL6421_DCL, 0x00))
956 goto frontend_detach;
957 }
958 break;
959 case CX88_BOARD_KWORLD_DVBS_100:
960 fe0->dvb.frontend = dvb_attach(cx24123_attach,
961 &kworld_dvbs_100_config,
962 &core->i2c_adap);
963 if (fe0->dvb.frontend) {
964 core->prev_set_voltage = fe0->dvb.frontend->ops.set_voltage;
965 fe0->dvb.frontend->ops.set_voltage = kworld_dvbs_100_set_voltage;
966 }
967 break;
968 case CX88_BOARD_GENIATECH_DVBS:
969 fe0->dvb.frontend = dvb_attach(cx24123_attach,
970 &geniatech_dvbs_config,
971 &core->i2c_adap);
972 if (fe0->dvb.frontend) {
973 core->prev_set_voltage = fe0->dvb.frontend->ops.set_voltage;
974 fe0->dvb.frontend->ops.set_voltage = geniatech_dvbs_set_voltage;
975 }
976 break;
977 case CX88_BOARD_PINNACLE_PCTV_HD_800i:
978 fe0->dvb.frontend = dvb_attach(s5h1409_attach,
979 &pinnacle_pctv_hd_800i_config,
980 &core->i2c_adap);
981 if (fe0->dvb.frontend != NULL) {
982 if (!dvb_attach(xc5000_attach, fe0->dvb.frontend,
983 &core->i2c_adap,
984 &pinnacle_pctv_hd_800i_tuner_config))
985 goto frontend_detach;
986 }
987 break;
988 case CX88_BOARD_DVICO_FUSIONHDTV_5_PCI_NANO:
989 fe0->dvb.frontend = dvb_attach(s5h1409_attach,
990 &dvico_hdtv5_pci_nano_config,
991 &core->i2c_adap);
992 if (fe0->dvb.frontend != NULL) {
993 struct dvb_frontend *fe;
994 struct xc2028_config cfg = {
995 .i2c_adap = &core->i2c_adap,
996 .i2c_addr = 0x61,
997 };
998 static struct xc2028_ctrl ctl = {
999 .fname = XC2028_DEFAULT_FIRMWARE,
1000 .max_len = 64,
1001 .scode_table = XC3028_FE_OREN538,
1002 };
1003
1004 fe = dvb_attach(xc2028_attach,
1005 fe0->dvb.frontend, &cfg);
1006 if (fe != NULL && fe->ops.tuner_ops.set_config != NULL)
1007 fe->ops.tuner_ops.set_config(fe, &ctl);
1008 }
1009 break;
1010 case CX88_BOARD_PINNACLE_HYBRID_PCTV:
1011 fe0->dvb.frontend = dvb_attach(zl10353_attach,
1012 &cx88_pinnacle_hybrid_pctv,
1013 &core->i2c_adap);
1014 if (fe0->dvb.frontend) {
1015 fe0->dvb.frontend->ops.i2c_gate_ctrl = NULL;
1016 if (attach_xc3028(0x61, dev) < 0)
1017 goto frontend_detach;
1018 }
1019 break;
1020 case CX88_BOARD_GENIATECH_X8000_MT:
1021 dev->ts_gen_cntrl = 0x00;
1022
1023 fe0->dvb.frontend = dvb_attach(zl10353_attach,
1024 &cx88_geniatech_x8000_mt,
1025 &core->i2c_adap);
1026 if (attach_xc3028(0x61, dev) < 0)
1027 goto frontend_detach;
1028 break;
1029 case CX88_BOARD_KWORLD_ATSC_120:
1030 fe0->dvb.frontend = dvb_attach(s5h1409_attach,
1031 &kworld_atsc_120_config,
1032 &core->i2c_adap);
1033 if (attach_xc3028(0x61, dev) < 0)
1034 goto frontend_detach;
1035 break;
1036 case CX88_BOARD_DVICO_FUSIONHDTV_7_GOLD:
1037 fe0->dvb.frontend = dvb_attach(s5h1411_attach,
1038 &dvico_fusionhdtv7_config,
1039 &core->i2c_adap);
1040 if (fe0->dvb.frontend != NULL) {
1041 if (!dvb_attach(xc5000_attach, fe0->dvb.frontend,
1042 &core->i2c_adap,
1043 &dvico_fusionhdtv7_tuner_config))
1044 goto frontend_detach;
1045 }
1046 break;
1047 case CX88_BOARD_HAUPPAUGE_HVR4000:
1048 /* MFE frontend 1 */
1049 mfe_shared = 1;
1050 dev->frontends.gate = 2;
1051 /* DVB-S/S2 Init */
1052 fe0->dvb.frontend = dvb_attach(cx24116_attach,
1053 &hauppauge_hvr4000_config,
1054 &dev->core->i2c_adap);
1055 if (fe0->dvb.frontend) {
1056 if (!dvb_attach(isl6421_attach,
1057 fe0->dvb.frontend,
1058 &dev->core->i2c_adap,
1059 0x08, ISL6421_DCL, 0x00))
1060 goto frontend_detach;
1061 }
1062 /* MFE frontend 2 */
1063 fe1 = videobuf_dvb_get_frontend(&dev->frontends, 2);
1064 if (!fe1)
1065 goto frontend_detach;
1066 /* DVB-T Init */
1067 fe1->dvb.frontend = dvb_attach(cx22702_attach,
1068 &hauppauge_hvr_config,
1069 &dev->core->i2c_adap);
1070 if (fe1->dvb.frontend) {
1071 fe1->dvb.frontend->id = 1;
1072 if (!dvb_attach(simple_tuner_attach,
1073 fe1->dvb.frontend,
1074 &dev->core->i2c_adap,
1075 0x61, TUNER_PHILIPS_FMD1216ME_MK3))
1076 goto frontend_detach;
1077 }
1078 break;
1079 case CX88_BOARD_HAUPPAUGE_HVR4000LITE:
1080 fe0->dvb.frontend = dvb_attach(cx24116_attach,
1081 &hauppauge_hvr4000_config,
1082 &dev->core->i2c_adap);
1083 if (fe0->dvb.frontend) {
1084 if (!dvb_attach(isl6421_attach,
1085 fe0->dvb.frontend,
1086 &dev->core->i2c_adap,
1087 0x08, ISL6421_DCL, 0x00))
1088 goto frontend_detach;
1089 }
1090 break;
1091 case CX88_BOARD_PROF_6200:
1092 case CX88_BOARD_TBS_8910:
1093 case CX88_BOARD_TEVII_S420:
1094 fe0->dvb.frontend = dvb_attach(stv0299_attach,
1095 &tevii_tuner_sharp_config,
1096 &core->i2c_adap);
1097 if (fe0->dvb.frontend != NULL) {
1098 if (!dvb_attach(dvb_pll_attach, fe0->dvb.frontend, 0x60,
1099 &core->i2c_adap, DVB_PLL_OPERA1))
1100 goto frontend_detach;
1101 core->prev_set_voltage = fe0->dvb.frontend->ops.set_voltage;
1102 fe0->dvb.frontend->ops.set_voltage = tevii_dvbs_set_voltage;
1103
1104 } else {
1105 fe0->dvb.frontend = dvb_attach(stv0288_attach,
1106 &tevii_tuner_earda_config,
1107 &core->i2c_adap);
1108 if (fe0->dvb.frontend != NULL) {
1109 if (!dvb_attach(stb6000_attach, fe0->dvb.frontend, 0x61,
1110 &core->i2c_adap))
1111 goto frontend_detach;
1112 core->prev_set_voltage = fe0->dvb.frontend->ops.set_voltage;
1113 fe0->dvb.frontend->ops.set_voltage = tevii_dvbs_set_voltage;
1114 }
1115 }
1116 break;
1117 case CX88_BOARD_TEVII_S460:
1118 fe0->dvb.frontend = dvb_attach(cx24116_attach,
1119 &tevii_s460_config,
1120 &core->i2c_adap);
1121 if (fe0->dvb.frontend != NULL)
1122 fe0->dvb.frontend->ops.set_voltage = tevii_dvbs_set_voltage;
1123 break;
1124 case CX88_BOARD_OMICOM_SS4_PCI:
1125 case CX88_BOARD_TBS_8920:
1126 case CX88_BOARD_PROF_7300:
1127 case CX88_BOARD_SATTRADE_ST4200:
1128 fe0->dvb.frontend = dvb_attach(cx24116_attach,
1129 &hauppauge_hvr4000_config,
1130 &core->i2c_adap);
1131 if (fe0->dvb.frontend != NULL)
1132 fe0->dvb.frontend->ops.set_voltage = tevii_dvbs_set_voltage;
1133 break;
1134 default:
1135 printk(KERN_ERR "%s/2: The frontend of your DVB/ATSC card isn't supported yet\n",
1136 core->name);
1137 break;
1138 }
1139
1140 if ( (NULL == fe0->dvb.frontend) || (fe1 && NULL == fe1->dvb.frontend) ) {
1141 printk(KERN_ERR
1142 "%s/2: frontend initialization failed\n",
1143 core->name);
1144 goto frontend_detach;
1145 }
1146 /* define general-purpose callback pointer */
1147 fe0->dvb.frontend->callback = cx88_tuner_callback;
1148
1149 /* Ensure all frontends negotiate bus access */
1150 fe0->dvb.frontend->ops.ts_bus_ctrl = cx88_dvb_bus_ctrl;
1151 if (fe1)
1152 fe1->dvb.frontend->ops.ts_bus_ctrl = cx88_dvb_bus_ctrl;
1153
1154 /* Put the analog decoder in standby to keep it quiet */
1155 cx88_call_i2c_clients(core, TUNER_SET_STANDBY, NULL);
1156
1157 /* register everything */
1158 return videobuf_dvb_register_bus(&dev->frontends, THIS_MODULE, dev,
1159 &dev->pci->dev, adapter_nr, mfe_shared);
1160
1161 frontend_detach:
1162 core->gate_ctrl = NULL;
1163 videobuf_dvb_dealloc_frontends(&dev->frontends);
1164 return -EINVAL;
1165 }
1166
1167 /* ----------------------------------------------------------- */
1168
1169 /* CX8802 MPEG -> mini driver - We have been given the hardware */
1170 static int cx8802_dvb_advise_acquire(struct cx8802_driver *drv)
1171 {
1172 struct cx88_core *core = drv->core;
1173 int err = 0;
1174 dprintk( 1, "%s\n", __func__);
1175
1176 switch (core->boardnr) {
1177 case CX88_BOARD_HAUPPAUGE_HVR1300:
1178 /* We arrive here with either the cx23416 or the cx22702
1179 * on the bus. Take the bus from the cx23416 and enable the
1180 * cx22702 demod
1181 */
1182 /* Toggle reset on cx22702 leaving i2c active */
1183 cx_set(MO_GP0_IO, 0x00000080);
1184 udelay(1000);
1185 cx_clear(MO_GP0_IO, 0x00000080);
1186 udelay(50);
1187 cx_set(MO_GP0_IO, 0x00000080);
1188 udelay(1000);
1189 /* enable the cx22702 pins */
1190 cx_clear(MO_GP0_IO, 0x00000004);
1191 udelay(1000);
1192 break;
1193
1194 case CX88_BOARD_HAUPPAUGE_HVR3000:
1195 case CX88_BOARD_HAUPPAUGE_HVR4000:
1196 /* Toggle reset on cx22702 leaving i2c active */
1197 cx_set(MO_GP0_IO, 0x00000080);
1198 udelay(1000);
1199 cx_clear(MO_GP0_IO, 0x00000080);
1200 udelay(50);
1201 cx_set(MO_GP0_IO, 0x00000080);
1202 udelay(1000);
1203 switch (core->dvbdev->frontends.active_fe_id) {
1204 case 1: /* DVB-S/S2 Enabled */
1205 /* tri-state the cx22702 pins */
1206 cx_set(MO_GP0_IO, 0x00000004);
1207 /* Take the cx24116/cx24123 out of reset */
1208 cx_write(MO_SRST_IO, 1);
1209 core->dvbdev->ts_gen_cntrl = 0x02; /* Parallel IO */
1210 break;
1211 case 2: /* DVB-T Enabled */
1212 /* Put the cx24116/cx24123 into reset */
1213 cx_write(MO_SRST_IO, 0);
1214 /* enable the cx22702 pins */
1215 cx_clear(MO_GP0_IO, 0x00000004);
1216 core->dvbdev->ts_gen_cntrl = 0x0c; /* Serial IO */
1217 break;
1218 }
1219 udelay(1000);
1220 break;
1221
1222 default:
1223 err = -ENODEV;
1224 }
1225 return err;
1226 }
1227
1228 /* CX8802 MPEG -> mini driver - We no longer have the hardware */
1229 static int cx8802_dvb_advise_release(struct cx8802_driver *drv)
1230 {
1231 struct cx88_core *core = drv->core;
1232 int err = 0;
1233 dprintk( 1, "%s\n", __func__);
1234
1235 switch (core->boardnr) {
1236 case CX88_BOARD_HAUPPAUGE_HVR1300:
1237 /* Do Nothing, leave the cx22702 on the bus. */
1238 break;
1239 case CX88_BOARD_HAUPPAUGE_HVR3000:
1240 case CX88_BOARD_HAUPPAUGE_HVR4000:
1241 break;
1242 default:
1243 err = -ENODEV;
1244 }
1245 return err;
1246 }
1247
1248 static int cx8802_dvb_probe(struct cx8802_driver *drv)
1249 {
1250 struct cx88_core *core = drv->core;
1251 struct cx8802_dev *dev = drv->core->dvbdev;
1252 int err;
1253 struct videobuf_dvb_frontend *fe;
1254 int i;
1255
1256 dprintk( 1, "%s\n", __func__);
1257 dprintk( 1, " ->being probed by Card=%d Name=%s, PCI %02x:%02x\n",
1258 core->boardnr,
1259 core->name,
1260 core->pci_bus,
1261 core->pci_slot);
1262
1263 err = -ENODEV;
1264 if (!(core->board.mpeg & CX88_MPEG_DVB))
1265 goto fail_core;
1266
1267 /* If vp3054 isn't enabled, a stub will just return 0 */
1268 err = vp3054_i2c_probe(dev);
1269 if (0 != err)
1270 goto fail_core;
1271
1272 /* dvb stuff */
1273 printk(KERN_INFO "%s/2: cx2388x based DVB/ATSC card\n", core->name);
1274 dev->ts_gen_cntrl = 0x0c;
1275
1276 err = cx8802_alloc_frontends(dev);
1277 if (err)
1278 goto fail_core;
1279
1280 err = -ENODEV;
1281 for (i = 1; i <= core->board.num_frontends; i++) {
1282 fe = videobuf_dvb_get_frontend(&core->dvbdev->frontends, i);
1283 if (fe == NULL) {
1284 printk(KERN_ERR "%s() failed to get frontend(%d)\n",
1285 __func__, i);
1286 goto fail_probe;
1287 }
1288 videobuf_queue_sg_init(&fe->dvb.dvbq, &dvb_qops,
1289 &dev->pci->dev, &dev->slock,
1290 V4L2_BUF_TYPE_VIDEO_CAPTURE,
1291 V4L2_FIELD_TOP,
1292 sizeof(struct cx88_buffer),
1293 dev);
1294 /* init struct videobuf_dvb */
1295 fe->dvb.name = dev->core->name;
1296 }
1297
1298 err = dvb_register(dev);
1299 if (err)
1300 /* frontends/adapter de-allocated in dvb_register */
1301 printk(KERN_ERR "%s/2: dvb_register failed (err = %d)\n",
1302 core->name, err);
1303 return err;
1304 fail_probe:
1305 videobuf_dvb_dealloc_frontends(&core->dvbdev->frontends);
1306 fail_core:
1307 return err;
1308 }
1309
1310 static int cx8802_dvb_remove(struct cx8802_driver *drv)
1311 {
1312 struct cx88_core *core = drv->core;
1313 struct cx8802_dev *dev = drv->core->dvbdev;
1314
1315 dprintk( 1, "%s\n", __func__);
1316
1317 videobuf_dvb_unregister_bus(&dev->frontends);
1318
1319 vp3054_i2c_remove(dev);
1320
1321 core->gate_ctrl = NULL;
1322
1323 return 0;
1324 }
1325
1326 static struct cx8802_driver cx8802_dvb_driver = {
1327 .type_id = CX88_MPEG_DVB,
1328 .hw_access = CX8802_DRVCTL_SHARED,
1329 .probe = cx8802_dvb_probe,
1330 .remove = cx8802_dvb_remove,
1331 .advise_acquire = cx8802_dvb_advise_acquire,
1332 .advise_release = cx8802_dvb_advise_release,
1333 };
1334
1335 static int dvb_init(void)
1336 {
1337 printk(KERN_INFO "cx88/2: cx2388x dvb driver version %d.%d.%d loaded\n",
1338 (CX88_VERSION_CODE >> 16) & 0xff,
1339 (CX88_VERSION_CODE >> 8) & 0xff,
1340 CX88_VERSION_CODE & 0xff);
1341 #ifdef SNAPSHOT
1342 printk(KERN_INFO "cx2388x: snapshot date %04d-%02d-%02d\n",
1343 SNAPSHOT/10000, (SNAPSHOT/100)%100, SNAPSHOT%100);
1344 #endif
1345 return cx8802_register_driver(&cx8802_dvb_driver);
1346 }
1347
1348 static void dvb_fini(void)
1349 {
1350 cx8802_unregister_driver(&cx8802_dvb_driver);
1351 }
1352
1353 module_init(dvb_init);
1354 module_exit(dvb_fini);
1355
1356 /*
1357 * Local variables:
1358 * c-basic-offset: 8
1359 * compile-command: "make DVB=1"
1360 * End:
1361 */
Nao low-level kernelspace/userspace library that runs on our robots, Nao-Team HTWK