?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Committer: Michael Beasley <mike@snafu.setup>
[mikesnafu-overlay.git] / sound / isa / cs423x / cs4236_lib.c
blobde71910401ea531efd514b881fe4a6a2744c3583
1 /*
2 * Copyright (c) by Jaroslav Kysela <perex@perex.cz>
3 * Routines for control of CS4235/4236B/4237B/4238B/4239 chips
4 *
5 * Note:
6 * -----
7 *
8 * Bugs:
9 * -----
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; either version 2 of the License, or
14 * (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
24 *
25 */
26
27 /*
28 * Indirect control registers (CS4236B+)
29 *
30 * C0
31 * D8: WSS reset (all chips)
32 *
33 * C1 (all chips except CS4236)
34 * D7-D5: version
35 * D4-D0: chip id
36 * 11101 - CS4235
37 * 01011 - CS4236B
38 * 01000 - CS4237B
39 * 01001 - CS4238B
40 * 11110 - CS4239
41 *
42 * C2
43 * D7-D4: 3D Space (CS4235,CS4237B,CS4238B,CS4239)
44 * D3-D0: 3D Center (CS4237B); 3D Volume (CS4238B)
45 *
46 * C3
47 * D7: 3D Enable (CS4237B)
48 * D6: 3D Mono Enable (CS4237B)
49 * D5: 3D Serial Output (CS4237B,CS4238B)
50 * D4: 3D Enable (CS4235,CS4238B,CS4239)
51 *
52 * C4
53 * D7: consumer serial port enable (CS4237B,CS4238B)
54 * D6: channels status block reset (CS4237B,CS4238B)
55 * D5: user bit in sub-frame of digital audio data (CS4237B,CS4238B)
56 * D4: validity bit bit in sub-frame of digital audio data (CS4237B,CS4238B)
57 *
58 * C5 lower channel status (digital serial data description) (CS4237B,CS4238B)
59 * D7-D6: first two bits of category code
60 * D5: lock
61 * D4-D3: pre-emphasis (0 = none, 1 = 50/15us)
62 * D2: copy/copyright (0 = copy inhibited)
63 * D1: 0 = digital audio / 1 = non-digital audio
64 *
65 * C6 upper channel status (digital serial data description) (CS4237B,CS4238B)
66 * D7-D6: sample frequency (0 = 44.1kHz)
67 * D5: generation status (0 = no indication, 1 = original/commercially precaptureed data)
68 * D4-D0: category code (upper bits)
69 *
70 * C7 reserved (must write 0)
71 *
72 * C8 wavetable control
73 * D7: volume control interrupt enable (CS4235,CS4239)
74 * D6: hardware volume control format (CS4235,CS4239)
75 * D3: wavetable serial port enable (all chips)
76 * D2: DSP serial port switch (all chips)
77 * D1: disable MCLK (all chips)
78 * D0: force BRESET low (all chips)
79 *
80 */
81
82 #include <asm/io.h>
83 #include <linux/delay.h>
84 #include <linux/init.h>
85 #include <linux/time.h>
86 #include <linux/wait.h>
87 #include <sound/core.h>
88 #include <sound/cs4231.h>
89 #include <sound/asoundef.h>
90
91 MODULE_AUTHOR("Jaroslav Kysela <perex@perex.cz>");
92 MODULE_DESCRIPTION("Routines for control of CS4235/4236B/4237B/4238B/4239 chips");
93 MODULE_LICENSE("GPL");
94
95 /*
96 *
97 */
98
99 static unsigned char snd_cs4236_ext_map[18] = {
100 /* CS4236_LEFT_LINE */ 0xff,
101 /* CS4236_RIGHT_LINE */ 0xff,
102 /* CS4236_LEFT_MIC */ 0xdf,
103 /* CS4236_RIGHT_MIC */ 0xdf,
104 /* CS4236_LEFT_MIX_CTRL */ 0xe0 | 0x18,
105 /* CS4236_RIGHT_MIX_CTRL */ 0xe0,
106 /* CS4236_LEFT_FM */ 0xbf,
107 /* CS4236_RIGHT_FM */ 0xbf,
108 /* CS4236_LEFT_DSP */ 0xbf,
109 /* CS4236_RIGHT_DSP */ 0xbf,
110 /* CS4236_RIGHT_LOOPBACK */ 0xbf,
111 /* CS4236_DAC_MUTE */ 0xe0,
112 /* CS4236_ADC_RATE */ 0x01, /* 48kHz */
113 /* CS4236_DAC_RATE */ 0x01, /* 48kHz */
114 /* CS4236_LEFT_MASTER */ 0xbf,
115 /* CS4236_RIGHT_MASTER */ 0xbf,
116 /* CS4236_LEFT_WAVE */ 0xbf,
117 /* CS4236_RIGHT_WAVE */ 0xbf
118 };
119
120 /*
121 *
122 */
123
124 static void snd_cs4236_ctrl_out(struct snd_cs4231 *chip, unsigned char reg, unsigned char val)
125 {
126 outb(reg, chip->cport + 3);
127 outb(chip->cimage[reg] = val, chip->cport + 4);
128 }
129
130 static unsigned char snd_cs4236_ctrl_in(struct snd_cs4231 *chip, unsigned char reg)
131 {
132 outb(reg, chip->cport + 3);
133 return inb(chip->cport + 4);
134 }
135
136 /*
137 * PCM
138 */
139
140 #define CLOCKS 8
141
142 static struct snd_ratnum clocks[CLOCKS] = {
143 { .num = 16934400, .den_min = 353, .den_max = 353, .den_step = 1 },
144 { .num = 16934400, .den_min = 529, .den_max = 529, .den_step = 1 },
145 { .num = 16934400, .den_min = 617, .den_max = 617, .den_step = 1 },
146 { .num = 16934400, .den_min = 1058, .den_max = 1058, .den_step = 1 },
147 { .num = 16934400, .den_min = 1764, .den_max = 1764, .den_step = 1 },
148 { .num = 16934400, .den_min = 2117, .den_max = 2117, .den_step = 1 },
149 { .num = 16934400, .den_min = 2558, .den_max = 2558, .den_step = 1 },
150 { .num = 16934400/16, .den_min = 21, .den_max = 192, .den_step = 1 }
151 };
152
153 static struct snd_pcm_hw_constraint_ratnums hw_constraints_clocks = {
154 .nrats = CLOCKS,
155 .rats = clocks,
156 };
157
158 static int snd_cs4236_xrate(struct snd_pcm_runtime *runtime)
159 {
160 return snd_pcm_hw_constraint_ratnums(runtime, 0, SNDRV_PCM_HW_PARAM_RATE,
161 &hw_constraints_clocks);
162 }
163
164 static unsigned char divisor_to_rate_register(unsigned int divisor)
165 {
166 switch (divisor) {
167 case 353: return 1;
168 case 529: return 2;
169 case 617: return 3;
170 case 1058: return 4;
171 case 1764: return 5;
172 case 2117: return 6;
173 case 2558: return 7;
174 default:
175 if (divisor < 21 || divisor > 192) {
176 snd_BUG();
177 return 192;
178 }
179 return divisor;
180 }
181 }
182
183 static void snd_cs4236_playback_format(struct snd_cs4231 *chip, struct snd_pcm_hw_params *params, unsigned char pdfr)
184 {
185 unsigned long flags;
186 unsigned char rate = divisor_to_rate_register(params->rate_den);
187
188 spin_lock_irqsave(&chip->reg_lock, flags);
189 /* set fast playback format change and clean playback FIFO */
190 snd_cs4231_out(chip, CS4231_ALT_FEATURE_1, chip->image[CS4231_ALT_FEATURE_1] | 0x10);
191 snd_cs4231_out(chip, CS4231_PLAYBK_FORMAT, pdfr & 0xf0);
192 snd_cs4231_out(chip, CS4231_ALT_FEATURE_1, chip->image[CS4231_ALT_FEATURE_1] & ~0x10);
193 snd_cs4236_ext_out(chip, CS4236_DAC_RATE, rate);
194 spin_unlock_irqrestore(&chip->reg_lock, flags);
195 }
196
197 static void snd_cs4236_capture_format(struct snd_cs4231 *chip, struct snd_pcm_hw_params *params, unsigned char cdfr)
198 {
199 unsigned long flags;
200 unsigned char rate = divisor_to_rate_register(params->rate_den);
201
202 spin_lock_irqsave(&chip->reg_lock, flags);
203 /* set fast capture format change and clean capture FIFO */
204 snd_cs4231_out(chip, CS4231_ALT_FEATURE_1, chip->image[CS4231_ALT_FEATURE_1] | 0x20);
205 snd_cs4231_out(chip, CS4231_REC_FORMAT, cdfr & 0xf0);
206 snd_cs4231_out(chip, CS4231_ALT_FEATURE_1, chip->image[CS4231_ALT_FEATURE_1] & ~0x20);
207 snd_cs4236_ext_out(chip, CS4236_ADC_RATE, rate);
208 spin_unlock_irqrestore(&chip->reg_lock, flags);
209 }
210
211 #ifdef CONFIG_PM
212
213 static void snd_cs4236_suspend(struct snd_cs4231 *chip)
214 {
215 int reg;
216 unsigned long flags;
217
218 spin_lock_irqsave(&chip->reg_lock, flags);
219 for (reg = 0; reg < 32; reg++)
220 chip->image[reg] = snd_cs4231_in(chip, reg);
221 for (reg = 0; reg < 18; reg++)
222 chip->eimage[reg] = snd_cs4236_ext_in(chip, CS4236_I23VAL(reg));
223 for (reg = 2; reg < 9; reg++)
224 chip->cimage[reg] = snd_cs4236_ctrl_in(chip, reg);
225 spin_unlock_irqrestore(&chip->reg_lock, flags);
226 }
227
228 static void snd_cs4236_resume(struct snd_cs4231 *chip)
229 {
230 int reg;
231 unsigned long flags;
232
233 snd_cs4231_mce_up(chip);
234 spin_lock_irqsave(&chip->reg_lock, flags);
235 for (reg = 0; reg < 32; reg++) {
236 switch (reg) {
237 case CS4236_EXT_REG:
238 case CS4231_VERSION:
239 case 27: /* why? CS4235 - master left */
240 case 29: /* why? CS4235 - master right */
241 break;
242 default:
243 snd_cs4231_out(chip, reg, chip->image[reg]);
244 break;
245 }
246 }
247 for (reg = 0; reg < 18; reg++)
248 snd_cs4236_ext_out(chip, CS4236_I23VAL(reg), chip->eimage[reg]);
249 for (reg = 2; reg < 9; reg++) {
250 switch (reg) {
251 case 7:
252 break;
253 default:
254 snd_cs4236_ctrl_out(chip, reg, chip->cimage[reg]);
255 }
256 }
257 spin_unlock_irqrestore(&chip->reg_lock, flags);
258 snd_cs4231_mce_down(chip);
259 }
260
261 #endif /* CONFIG_PM */
262
263 int snd_cs4236_create(struct snd_card *card,
264 unsigned long port,
265 unsigned long cport,
266 int irq, int dma1, int dma2,
267 unsigned short hardware,
268 unsigned short hwshare,
269 struct snd_cs4231 ** rchip)
270 {
271 struct snd_cs4231 *chip;
272 unsigned char ver1, ver2;
273 unsigned int reg;
274 int err;
275
276 *rchip = NULL;
277 if (hardware == CS4231_HW_DETECT)
278 hardware = CS4231_HW_DETECT3;
279 if (cport < 0x100) {
280 snd_printk("please, specify control port for CS4236+ chips\n");
281 return -ENODEV;
282 }
283 if ((err = snd_cs4231_create(card, port, cport, irq, dma1, dma2, hardware, hwshare, &chip)) < 0)
284 return err;
285
286 if (!(chip->hardware & CS4231_HW_CS4236B_MASK)) {
287 snd_printk("CS4236+: MODE3 and extended registers not available, hardware=0x%x\n",chip->hardware);
288 snd_device_free(card, chip);
289 return -ENODEV;
290 }
291 #if 0
292 {
293 int idx;
294 for (idx = 0; idx < 8; idx++)
295 snd_printk("CD%i = 0x%x\n", idx, inb(chip->cport + idx));
296 for (idx = 0; idx < 9; idx++)
297 snd_printk("C%i = 0x%x\n", idx, snd_cs4236_ctrl_in(chip, idx));
298 }
299 #endif
300 ver1 = snd_cs4236_ctrl_in(chip, 1);
301 ver2 = snd_cs4236_ext_in(chip, CS4236_VERSION);
302 snd_printdd("CS4236: [0x%lx] C1 (version) = 0x%x, ext = 0x%x\n", cport, ver1, ver2);
303 if (ver1 != ver2) {
304 snd_printk("CS4236+ chip detected, but control port 0x%lx is not valid\n", cport);
305 snd_device_free(card, chip);
306 return -ENODEV;
307 }
308 snd_cs4236_ctrl_out(chip, 0, 0x00);
309 snd_cs4236_ctrl_out(chip, 2, 0xff);
310 snd_cs4236_ctrl_out(chip, 3, 0x00);
311 snd_cs4236_ctrl_out(chip, 4, 0x80);
312 snd_cs4236_ctrl_out(chip, 5, ((IEC958_AES1_CON_PCM_CODER & 3) << 6) | IEC958_AES0_CON_EMPHASIS_NONE);
313 snd_cs4236_ctrl_out(chip, 6, IEC958_AES1_CON_PCM_CODER >> 2);
314 snd_cs4236_ctrl_out(chip, 7, 0x00);
315 /* 0x8c for C8 is valid for Turtle Beach Malibu - the IEC-958 output */
316 /* is working with this setup, other hardware should have */
317 /* different signal paths and this value should be selectable */
318 /* in the future */
319 snd_cs4236_ctrl_out(chip, 8, 0x8c);
320 chip->rate_constraint = snd_cs4236_xrate;
321 chip->set_playback_format = snd_cs4236_playback_format;
322 chip->set_capture_format = snd_cs4236_capture_format;
323 #ifdef CONFIG_PM
324 chip->suspend = snd_cs4236_suspend;
325 chip->resume = snd_cs4236_resume;
326 #endif
327
328 /* initialize extended registers */
329 for (reg = 0; reg < sizeof(snd_cs4236_ext_map); reg++)
330 snd_cs4236_ext_out(chip, CS4236_I23VAL(reg), snd_cs4236_ext_map[reg]);
331
332 /* initialize compatible but more featured registers */
333 snd_cs4231_out(chip, CS4231_LEFT_INPUT, 0x40);
334 snd_cs4231_out(chip, CS4231_RIGHT_INPUT, 0x40);
335 snd_cs4231_out(chip, CS4231_AUX1_LEFT_INPUT, 0xff);
336 snd_cs4231_out(chip, CS4231_AUX1_RIGHT_INPUT, 0xff);
337 snd_cs4231_out(chip, CS4231_AUX2_LEFT_INPUT, 0xdf);
338 snd_cs4231_out(chip, CS4231_AUX2_RIGHT_INPUT, 0xdf);
339 snd_cs4231_out(chip, CS4231_RIGHT_LINE_IN, 0xff);
340 snd_cs4231_out(chip, CS4231_LEFT_LINE_IN, 0xff);
341 snd_cs4231_out(chip, CS4231_RIGHT_LINE_IN, 0xff);
342 switch (chip->hardware) {
343 case CS4231_HW_CS4235:
344 case CS4231_HW_CS4239:
345 snd_cs4231_out(chip, CS4235_LEFT_MASTER, 0xff);
346 snd_cs4231_out(chip, CS4235_RIGHT_MASTER, 0xff);
347 break;
348 }
349
350 *rchip = chip;
351 return 0;
352 }
353
354 int snd_cs4236_pcm(struct snd_cs4231 *chip, int device, struct snd_pcm **rpcm)
355 {
356 struct snd_pcm *pcm;
357 int err;
358
359 if ((err = snd_cs4231_pcm(chip, device, &pcm)) < 0)
360 return err;
361 pcm->info_flags &= ~SNDRV_PCM_INFO_JOINT_DUPLEX;
362 if (rpcm)
363 *rpcm = pcm;
364 return 0;
365 }
366
367 /*
368 * MIXER
369 */
370
371 #define CS4236_SINGLE(xname, xindex, reg, shift, mask, invert) \
372 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
373 .info = snd_cs4236_info_single, \
374 .get = snd_cs4236_get_single, .put = snd_cs4236_put_single, \
375 .private_value = reg | (shift << 8) | (mask << 16) | (invert << 24) }
376
377 static int snd_cs4236_info_single(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
378 {
379 int mask = (kcontrol->private_value >> 16) & 0xff;
380
381 uinfo->type = mask == 1 ? SNDRV_CTL_ELEM_TYPE_BOOLEAN : SNDRV_CTL_ELEM_TYPE_INTEGER;
382 uinfo->count = 1;
383 uinfo->value.integer.min = 0;
384 uinfo->value.integer.max = mask;
385 return 0;
386 }
387
388 static int snd_cs4236_get_single(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
389 {
390 struct snd_cs4231 *chip = snd_kcontrol_chip(kcontrol);
391 unsigned long flags;
392 int reg = kcontrol->private_value & 0xff;
393 int shift = (kcontrol->private_value >> 8) & 0xff;
394 int mask = (kcontrol->private_value >> 16) & 0xff;
395 int invert = (kcontrol->private_value >> 24) & 0xff;
396
397 spin_lock_irqsave(&chip->reg_lock, flags);
398 ucontrol->value.integer.value[0] = (chip->eimage[CS4236_REG(reg)] >> shift) & mask;
399 spin_unlock_irqrestore(&chip->reg_lock, flags);
400 if (invert)
401 ucontrol->value.integer.value[0] = mask - ucontrol->value.integer.value[0];
402 return 0;
403 }
404
405 static int snd_cs4236_put_single(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
406 {
407 struct snd_cs4231 *chip = snd_kcontrol_chip(kcontrol);
408 unsigned long flags;
409 int reg = kcontrol->private_value & 0xff;
410 int shift = (kcontrol->private_value >> 8) & 0xff;
411 int mask = (kcontrol->private_value >> 16) & 0xff;
412 int invert = (kcontrol->private_value >> 24) & 0xff;
413 int change;
414 unsigned short val;
415
416 val = (ucontrol->value.integer.value[0] & mask);
417 if (invert)
418 val = mask - val;
419 val <<= shift;
420 spin_lock_irqsave(&chip->reg_lock, flags);
421 val = (chip->eimage[CS4236_REG(reg)] & ~(mask << shift)) | val;
422 change = val != chip->eimage[CS4236_REG(reg)];
423 snd_cs4236_ext_out(chip, reg, val);
424 spin_unlock_irqrestore(&chip->reg_lock, flags);
425 return change;
426 }
427
428 #define CS4236_SINGLEC(xname, xindex, reg, shift, mask, invert) \
429 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
430 .info = snd_cs4236_info_single, \
431 .get = snd_cs4236_get_singlec, .put = snd_cs4236_put_singlec, \
432 .private_value = reg | (shift << 8) | (mask << 16) | (invert << 24) }
433
434 static int snd_cs4236_get_singlec(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
435 {
436 struct snd_cs4231 *chip = snd_kcontrol_chip(kcontrol);
437 unsigned long flags;
438 int reg = kcontrol->private_value & 0xff;
439 int shift = (kcontrol->private_value >> 8) & 0xff;
440 int mask = (kcontrol->private_value >> 16) & 0xff;
441 int invert = (kcontrol->private_value >> 24) & 0xff;
442
443 spin_lock_irqsave(&chip->reg_lock, flags);
444 ucontrol->value.integer.value[0] = (chip->cimage[reg] >> shift) & mask;
445 spin_unlock_irqrestore(&chip->reg_lock, flags);
446 if (invert)
447 ucontrol->value.integer.value[0] = mask - ucontrol->value.integer.value[0];
448 return 0;
449 }
450
451 static int snd_cs4236_put_singlec(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
452 {
453 struct snd_cs4231 *chip = snd_kcontrol_chip(kcontrol);
454 unsigned long flags;
455 int reg = kcontrol->private_value & 0xff;
456 int shift = (kcontrol->private_value >> 8) & 0xff;
457 int mask = (kcontrol->private_value >> 16) & 0xff;
458 int invert = (kcontrol->private_value >> 24) & 0xff;
459 int change;
460 unsigned short val;
461
462 val = (ucontrol->value.integer.value[0] & mask);
463 if (invert)
464 val = mask - val;
465 val <<= shift;
466 spin_lock_irqsave(&chip->reg_lock, flags);
467 val = (chip->cimage[reg] & ~(mask << shift)) | val;
468 change = val != chip->cimage[reg];
469 snd_cs4236_ctrl_out(chip, reg, val);
470 spin_unlock_irqrestore(&chip->reg_lock, flags);
471 return change;
472 }
473
474 #define CS4236_DOUBLE(xname, xindex, left_reg, right_reg, shift_left, shift_right, mask, invert) \
475 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
476 .info = snd_cs4236_info_double, \
477 .get = snd_cs4236_get_double, .put = snd_cs4236_put_double, \
478 .private_value = left_reg | (right_reg << 8) | (shift_left << 16) | (shift_right << 19) | (mask << 24) | (invert << 22) }
479
480 static int snd_cs4236_info_double(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
481 {
482 int mask = (kcontrol->private_value >> 24) & 0xff;
483
484 uinfo->type = mask == 1 ? SNDRV_CTL_ELEM_TYPE_BOOLEAN : SNDRV_CTL_ELEM_TYPE_INTEGER;
485 uinfo->count = 2;
486 uinfo->value.integer.min = 0;
487 uinfo->value.integer.max = mask;
488 return 0;
489 }
490
491 static int snd_cs4236_get_double(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
492 {
493 struct snd_cs4231 *chip = snd_kcontrol_chip(kcontrol);
494 unsigned long flags;
495 int left_reg = kcontrol->private_value & 0xff;
496 int right_reg = (kcontrol->private_value >> 8) & 0xff;
497 int shift_left = (kcontrol->private_value >> 16) & 0x07;
498 int shift_right = (kcontrol->private_value >> 19) & 0x07;
499 int mask = (kcontrol->private_value >> 24) & 0xff;
500 int invert = (kcontrol->private_value >> 22) & 1;
501
502 spin_lock_irqsave(&chip->reg_lock, flags);
503 ucontrol->value.integer.value[0] = (chip->eimage[CS4236_REG(left_reg)] >> shift_left) & mask;
504 ucontrol->value.integer.value[1] = (chip->eimage[CS4236_REG(right_reg)] >> shift_right) & mask;
505 spin_unlock_irqrestore(&chip->reg_lock, flags);
506 if (invert) {
507 ucontrol->value.integer.value[0] = mask - ucontrol->value.integer.value[0];
508 ucontrol->value.integer.value[1] = mask - ucontrol->value.integer.value[1];
509 }
510 return 0;
511 }
512
513 static int snd_cs4236_put_double(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
514 {
515 struct snd_cs4231 *chip = snd_kcontrol_chip(kcontrol);
516 unsigned long flags;
517 int left_reg = kcontrol->private_value & 0xff;
518 int right_reg = (kcontrol->private_value >> 8) & 0xff;
519 int shift_left = (kcontrol->private_value >> 16) & 0x07;
520 int shift_right = (kcontrol->private_value >> 19) & 0x07;
521 int mask = (kcontrol->private_value >> 24) & 0xff;
522 int invert = (kcontrol->private_value >> 22) & 1;
523 int change;
524 unsigned short val1, val2;
525
526 val1 = ucontrol->value.integer.value[0] & mask;
527 val2 = ucontrol->value.integer.value[1] & mask;
528 if (invert) {
529 val1 = mask - val1;
530 val2 = mask - val2;
531 }
532 val1 <<= shift_left;
533 val2 <<= shift_right;
534 spin_lock_irqsave(&chip->reg_lock, flags);
535 if (left_reg != right_reg) {
536 val1 = (chip->eimage[CS4236_REG(left_reg)] & ~(mask << shift_left)) | val1;
537 val2 = (chip->eimage[CS4236_REG(right_reg)] & ~(mask << shift_right)) | val2;
538 change = val1 != chip->eimage[CS4236_REG(left_reg)] || val2 != chip->eimage[CS4236_REG(right_reg)];
539 snd_cs4236_ext_out(chip, left_reg, val1);
540 snd_cs4236_ext_out(chip, right_reg, val2);
541 } else {
542 val1 = (chip->eimage[CS4236_REG(left_reg)] & ~((mask << shift_left) | (mask << shift_right))) | val1 | val2;
543 change = val1 != chip->eimage[CS4236_REG(left_reg)];
544 snd_cs4236_ext_out(chip, left_reg, val1);
545 }
546 spin_unlock_irqrestore(&chip->reg_lock, flags);
547 return change;
548 }
549
550 #define CS4236_DOUBLE1(xname, xindex, left_reg, right_reg, shift_left, shift_right, mask, invert) \
551 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
552 .info = snd_cs4236_info_double, \
553 .get = snd_cs4236_get_double1, .put = snd_cs4236_put_double1, \
554 .private_value = left_reg | (right_reg << 8) | (shift_left << 16) | (shift_right << 19) | (mask << 24) | (invert << 22) }
555
556 static int snd_cs4236_get_double1(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
557 {
558 struct snd_cs4231 *chip = snd_kcontrol_chip(kcontrol);
559 unsigned long flags;
560 int left_reg = kcontrol->private_value & 0xff;
561 int right_reg = (kcontrol->private_value >> 8) & 0xff;
562 int shift_left = (kcontrol->private_value >> 16) & 0x07;
563 int shift_right = (kcontrol->private_value >> 19) & 0x07;
564 int mask = (kcontrol->private_value >> 24) & 0xff;
565 int invert = (kcontrol->private_value >> 22) & 1;
566
567 spin_lock_irqsave(&chip->reg_lock, flags);
568 ucontrol->value.integer.value[0] = (chip->image[left_reg] >> shift_left) & mask;
569 ucontrol->value.integer.value[1] = (chip->eimage[CS4236_REG(right_reg)] >> shift_right) & mask;
570 spin_unlock_irqrestore(&chip->reg_lock, flags);
571 if (invert) {
572 ucontrol->value.integer.value[0] = mask - ucontrol->value.integer.value[0];
573 ucontrol->value.integer.value[1] = mask - ucontrol->value.integer.value[1];
574 }
575 return 0;
576 }
577
578 static int snd_cs4236_put_double1(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
579 {
580 struct snd_cs4231 *chip = snd_kcontrol_chip(kcontrol);
581 unsigned long flags;
582 int left_reg = kcontrol->private_value & 0xff;
583 int right_reg = (kcontrol->private_value >> 8) & 0xff;
584 int shift_left = (kcontrol->private_value >> 16) & 0x07;
585 int shift_right = (kcontrol->private_value >> 19) & 0x07;
586 int mask = (kcontrol->private_value >> 24) & 0xff;
587 int invert = (kcontrol->private_value >> 22) & 1;
588 int change;
589 unsigned short val1, val2;
590
591 val1 = ucontrol->value.integer.value[0] & mask;
592 val2 = ucontrol->value.integer.value[1] & mask;
593 if (invert) {
594 val1 = mask - val1;
595 val2 = mask - val2;
596 }
597 val1 <<= shift_left;
598 val2 <<= shift_right;
599 spin_lock_irqsave(&chip->reg_lock, flags);
600 val1 = (chip->image[left_reg] & ~(mask << shift_left)) | val1;
601 val2 = (chip->eimage[CS4236_REG(right_reg)] & ~(mask << shift_right)) | val2;
602 change = val1 != chip->image[left_reg] || val2 != chip->eimage[CS4236_REG(right_reg)];
603 snd_cs4231_out(chip, left_reg, val1);
604 snd_cs4236_ext_out(chip, right_reg, val2);
605 spin_unlock_irqrestore(&chip->reg_lock, flags);
606 return change;
607 }
608
609 #define CS4236_MASTER_DIGITAL(xname, xindex) \
610 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
611 .info = snd_cs4236_info_double, \
612 .get = snd_cs4236_get_master_digital, .put = snd_cs4236_put_master_digital, \
613 .private_value = 71 << 24 }
614
615 static inline int snd_cs4236_mixer_master_digital_invert_volume(int vol)
616 {
617 return (vol < 64) ? 63 - vol : 64 + (71 - vol);
618 }
619
620 static int snd_cs4236_get_master_digital(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
621 {
622 struct snd_cs4231 *chip = snd_kcontrol_chip(kcontrol);
623 unsigned long flags;
624
625 spin_lock_irqsave(&chip->reg_lock, flags);
626 ucontrol->value.integer.value[0] = snd_cs4236_mixer_master_digital_invert_volume(chip->eimage[CS4236_REG(CS4236_LEFT_MASTER)] & 0x7f);
627 ucontrol->value.integer.value[1] = snd_cs4236_mixer_master_digital_invert_volume(chip->eimage[CS4236_REG(CS4236_RIGHT_MASTER)] & 0x7f);
628 spin_unlock_irqrestore(&chip->reg_lock, flags);
629 return 0;
630 }
631
632 static int snd_cs4236_put_master_digital(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
633 {
634 struct snd_cs4231 *chip = snd_kcontrol_chip(kcontrol);
635 unsigned long flags;
636 int change;
637 unsigned short val1, val2;
638
639 val1 = snd_cs4236_mixer_master_digital_invert_volume(ucontrol->value.integer.value[0] & 0x7f);
640 val2 = snd_cs4236_mixer_master_digital_invert_volume(ucontrol->value.integer.value[1] & 0x7f);
641 spin_lock_irqsave(&chip->reg_lock, flags);
642 val1 = (chip->eimage[CS4236_REG(CS4236_LEFT_MASTER)] & ~0x7f) | val1;
643 val2 = (chip->eimage[CS4236_REG(CS4236_RIGHT_MASTER)] & ~0x7f) | val2;
644 change = val1 != chip->eimage[CS4236_REG(CS4236_LEFT_MASTER)] || val2 != chip->eimage[CS4236_REG(CS4236_RIGHT_MASTER)];
645 snd_cs4236_ext_out(chip, CS4236_LEFT_MASTER, val1);
646 snd_cs4236_ext_out(chip, CS4236_RIGHT_MASTER, val2);
647 spin_unlock_irqrestore(&chip->reg_lock, flags);
648 return change;
649 }
650
651 #define CS4235_OUTPUT_ACCU(xname, xindex) \
652 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
653 .info = snd_cs4236_info_double, \
654 .get = snd_cs4235_get_output_accu, .put = snd_cs4235_put_output_accu, \
655 .private_value = 3 << 24 }
656
657 static inline int snd_cs4235_mixer_output_accu_get_volume(int vol)
658 {
659 switch ((vol >> 5) & 3) {
660 case 0: return 1;
661 case 1: return 3;
662 case 2: return 2;
663 case 3: return 0;
664 }
665 return 3;
666 }
667
668 static inline int snd_cs4235_mixer_output_accu_set_volume(int vol)
669 {
670 switch (vol & 3) {
671 case 0: return 3 << 5;
672 case 1: return 0 << 5;
673 case 2: return 2 << 5;
674 case 3: return 1 << 5;
675 }
676 return 1 << 5;
677 }
678
679 static int snd_cs4235_get_output_accu(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
680 {
681 struct snd_cs4231 *chip = snd_kcontrol_chip(kcontrol);
682 unsigned long flags;
683
684 spin_lock_irqsave(&chip->reg_lock, flags);
685 ucontrol->value.integer.value[0] = snd_cs4235_mixer_output_accu_get_volume(chip->image[CS4235_LEFT_MASTER]);
686 ucontrol->value.integer.value[1] = snd_cs4235_mixer_output_accu_get_volume(chip->image[CS4235_RIGHT_MASTER]);
687 spin_unlock_irqrestore(&chip->reg_lock, flags);
688 return 0;
689 }
690
691 static int snd_cs4235_put_output_accu(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
692 {
693 struct snd_cs4231 *chip = snd_kcontrol_chip(kcontrol);
694 unsigned long flags;
695 int change;
696 unsigned short val1, val2;
697
698 val1 = snd_cs4235_mixer_output_accu_set_volume(ucontrol->value.integer.value[0]);
699 val2 = snd_cs4235_mixer_output_accu_set_volume(ucontrol->value.integer.value[1]);
700 spin_lock_irqsave(&chip->reg_lock, flags);
701 val1 = (chip->image[CS4235_LEFT_MASTER] & ~(3 << 5)) | val1;
702 val2 = (chip->image[CS4235_RIGHT_MASTER] & ~(3 << 5)) | val2;
703 change = val1 != chip->image[CS4235_LEFT_MASTER] || val2 != chip->image[CS4235_RIGHT_MASTER];
704 snd_cs4231_out(chip, CS4235_LEFT_MASTER, val1);
705 snd_cs4231_out(chip, CS4235_RIGHT_MASTER, val2);
706 spin_unlock_irqrestore(&chip->reg_lock, flags);
707 return change;
708 }
709
710 static struct snd_kcontrol_new snd_cs4236_controls[] = {
711
712 CS4236_DOUBLE("Master Digital Playback Switch", 0, CS4236_LEFT_MASTER, CS4236_RIGHT_MASTER, 7, 7, 1, 1),
713 CS4236_DOUBLE("Master Digital Capture Switch", 0, CS4236_DAC_MUTE, CS4236_DAC_MUTE, 7, 6, 1, 1),
714 CS4236_MASTER_DIGITAL("Master Digital Volume", 0),
715
716 CS4236_DOUBLE("Capture Boost Volume", 0, CS4236_LEFT_MIX_CTRL, CS4236_RIGHT_MIX_CTRL, 5, 5, 3, 1),
717
718 CS4231_DOUBLE("PCM Playback Switch", 0, CS4231_LEFT_OUTPUT, CS4231_RIGHT_OUTPUT, 7, 7, 1, 1),
719 CS4231_DOUBLE("PCM Playback Volume", 0, CS4231_LEFT_OUTPUT, CS4231_RIGHT_OUTPUT, 0, 0, 63, 1),
720
721 CS4236_DOUBLE("DSP Playback Switch", 0, CS4236_LEFT_DSP, CS4236_RIGHT_DSP, 7, 7, 1, 1),
722 CS4236_DOUBLE("DSP Playback Volume", 0, CS4236_LEFT_DSP, CS4236_RIGHT_DSP, 0, 0, 63, 1),
723
724 CS4236_DOUBLE("FM Playback Switch", 0, CS4236_LEFT_FM, CS4236_RIGHT_FM, 7, 7, 1, 1),
725 CS4236_DOUBLE("FM Playback Volume", 0, CS4236_LEFT_FM, CS4236_RIGHT_FM, 0, 0, 63, 1),
726
727 CS4236_DOUBLE("Wavetable Playback Switch", 0, CS4236_LEFT_WAVE, CS4236_RIGHT_WAVE, 7, 7, 1, 1),
728 CS4236_DOUBLE("Wavetable Playback Volume", 0, CS4236_LEFT_WAVE, CS4236_RIGHT_WAVE, 0, 0, 63, 1),
729
730 CS4231_DOUBLE("Synth Playback Switch", 0, CS4231_LEFT_LINE_IN, CS4231_RIGHT_LINE_IN, 7, 7, 1, 1),
731 CS4231_DOUBLE("Synth Volume", 0, CS4231_LEFT_LINE_IN, CS4231_RIGHT_LINE_IN, 0, 0, 31, 1),
732 CS4231_DOUBLE("Synth Capture Switch", 0, CS4231_LEFT_LINE_IN, CS4231_RIGHT_LINE_IN, 6, 6, 1, 1),
733 CS4231_DOUBLE("Synth Capture Bypass", 0, CS4231_LEFT_LINE_IN, CS4231_RIGHT_LINE_IN, 5, 5, 1, 1),
734
735 CS4236_DOUBLE("Mic Playback Switch", 0, CS4236_LEFT_MIC, CS4236_RIGHT_MIC, 6, 6, 1, 1),
736 CS4236_DOUBLE("Mic Capture Switch", 0, CS4236_LEFT_MIC, CS4236_RIGHT_MIC, 7, 7, 1, 1),
737 CS4236_DOUBLE("Mic Volume", 0, CS4236_LEFT_MIC, CS4236_RIGHT_MIC, 0, 0, 31, 1),
738 CS4236_DOUBLE("Mic Playback Boost", 0, CS4236_LEFT_MIC, CS4236_RIGHT_MIC, 5, 5, 1, 0),
739
740 CS4231_DOUBLE("Line Playback Switch", 0, CS4231_AUX1_LEFT_INPUT, CS4231_AUX1_RIGHT_INPUT, 7, 7, 1, 1),
741 CS4231_DOUBLE("Line Volume", 0, CS4231_AUX1_LEFT_INPUT, CS4231_AUX1_RIGHT_INPUT, 0, 0, 31, 1),
742 CS4231_DOUBLE("Line Capture Switch", 0, CS4231_AUX1_LEFT_INPUT, CS4231_AUX1_RIGHT_INPUT, 6, 6, 1, 1),
743 CS4231_DOUBLE("Line Capture Bypass", 0, CS4231_AUX1_LEFT_INPUT, CS4231_AUX1_RIGHT_INPUT, 5, 5, 1, 1),
744
745 CS4231_DOUBLE("CD Playback Switch", 0, CS4231_AUX2_LEFT_INPUT, CS4231_AUX2_RIGHT_INPUT, 7, 7, 1, 1),
746 CS4231_DOUBLE("CD Volume", 0, CS4231_AUX2_LEFT_INPUT, CS4231_AUX2_RIGHT_INPUT, 0, 0, 31, 1),
747 CS4231_DOUBLE("CD Capture Switch", 0, CS4231_AUX2_LEFT_INPUT, CS4231_AUX2_RIGHT_INPUT, 6, 6, 1, 1),
748
749 CS4236_DOUBLE1("Mono Output Playback Switch", 0, CS4231_MONO_CTRL, CS4236_RIGHT_MIX_CTRL, 6, 7, 1, 1),
750 CS4236_DOUBLE1("Mono Playback Switch", 0, CS4231_MONO_CTRL, CS4236_LEFT_MIX_CTRL, 7, 7, 1, 1),
751 CS4231_SINGLE("Mono Playback Volume", 0, CS4231_MONO_CTRL, 0, 15, 1),
752 CS4231_SINGLE("Mono Playback Bypass", 0, CS4231_MONO_CTRL, 5, 1, 0),
753
754 CS4231_DOUBLE("Capture Volume", 0, CS4231_LEFT_INPUT, CS4231_RIGHT_INPUT, 0, 0, 15, 0),
755 CS4231_DOUBLE("Analog Loopback Capture Switch", 0, CS4231_LEFT_INPUT, CS4231_RIGHT_INPUT, 7, 7, 1, 0),
756
757 CS4231_SINGLE("Digital Loopback Playback Switch", 0, CS4231_LOOPBACK, 0, 1, 0),
758 CS4236_DOUBLE1("Digital Loopback Playback Volume", 0, CS4231_LOOPBACK, CS4236_RIGHT_LOOPBACK, 2, 0, 63, 1)
759 };
760
761 static struct snd_kcontrol_new snd_cs4235_controls[] = {
762
763 CS4231_DOUBLE("Master Switch", 0, CS4235_LEFT_MASTER, CS4235_RIGHT_MASTER, 7, 7, 1, 1),
764 CS4231_DOUBLE("Master Volume", 0, CS4235_LEFT_MASTER, CS4235_RIGHT_MASTER, 0, 0, 31, 1),
765
766 CS4235_OUTPUT_ACCU("Playback Volume", 0),
767
768 CS4236_DOUBLE("Master Digital Playback Switch", 0, CS4236_LEFT_MASTER, CS4236_RIGHT_MASTER, 7, 7, 1, 1),
769 CS4236_DOUBLE("Master Digital Capture Switch", 0, CS4236_DAC_MUTE, CS4236_DAC_MUTE, 7, 6, 1, 1),
770 CS4236_MASTER_DIGITAL("Master Digital Volume", 0),
771
772 CS4231_DOUBLE("Master Digital Playback Switch", 1, CS4231_LEFT_LINE_IN, CS4231_RIGHT_LINE_IN, 7, 7, 1, 1),
773 CS4231_DOUBLE("Master Digital Capture Switch", 1, CS4231_LEFT_LINE_IN, CS4231_RIGHT_LINE_IN, 6, 6, 1, 1),
774 CS4231_DOUBLE("Master Digital Volume", 1, CS4231_LEFT_LINE_IN, CS4231_RIGHT_LINE_IN, 0, 0, 31, 1),
775
776 CS4236_DOUBLE("Capture Volume", 0, CS4236_LEFT_MIX_CTRL, CS4236_RIGHT_MIX_CTRL, 5, 5, 3, 1),
777
778 CS4231_DOUBLE("PCM Switch", 0, CS4231_LEFT_OUTPUT, CS4231_RIGHT_OUTPUT, 7, 7, 1, 1),
779 CS4231_DOUBLE("PCM Volume", 0, CS4231_LEFT_OUTPUT, CS4231_RIGHT_OUTPUT, 0, 0, 63, 1),
780
781 CS4236_DOUBLE("DSP Switch", 0, CS4236_LEFT_DSP, CS4236_RIGHT_DSP, 7, 7, 1, 1),
782
783 CS4236_DOUBLE("FM Switch", 0, CS4236_LEFT_FM, CS4236_RIGHT_FM, 7, 7, 1, 1),
784
785 CS4236_DOUBLE("Wavetable Switch", 0, CS4236_LEFT_WAVE, CS4236_RIGHT_WAVE, 7, 7, 1, 1),
786
787 CS4236_DOUBLE("Mic Capture Switch", 0, CS4236_LEFT_MIC, CS4236_RIGHT_MIC, 7, 7, 1, 1),
788 CS4236_DOUBLE("Mic Playback Switch", 0, CS4236_LEFT_MIC, CS4236_RIGHT_MIC, 6, 6, 1, 1),
789 CS4236_SINGLE("Mic Volume", 0, CS4236_LEFT_MIC, 0, 31, 1),
790 CS4236_SINGLE("Mic Playback Boost", 0, CS4236_LEFT_MIC, 5, 1, 0),
791
792 CS4231_DOUBLE("Aux Playback Switch", 0, CS4231_AUX1_LEFT_INPUT, CS4231_AUX1_RIGHT_INPUT, 7, 7, 1, 1),
793 CS4231_DOUBLE("Aux Capture Switch", 0, CS4231_AUX1_LEFT_INPUT, CS4231_AUX1_RIGHT_INPUT, 6, 6, 1, 1),
794 CS4231_DOUBLE("Aux Volume", 0, CS4231_AUX1_LEFT_INPUT, CS4231_AUX1_RIGHT_INPUT, 0, 0, 31, 1),
795
796 CS4231_DOUBLE("Aux Playback Switch", 1, CS4231_AUX2_LEFT_INPUT, CS4231_AUX2_RIGHT_INPUT, 7, 7, 1, 1),
797 CS4231_DOUBLE("Aux Capture Switch", 1, CS4231_AUX2_LEFT_INPUT, CS4231_AUX2_RIGHT_INPUT, 6, 6, 1, 1),
798 CS4231_DOUBLE("Aux Volume", 1, CS4231_AUX2_LEFT_INPUT, CS4231_AUX2_RIGHT_INPUT, 0, 0, 31, 1),
799
800 CS4236_DOUBLE1("Master Mono Switch", 0, CS4231_MONO_CTRL, CS4236_RIGHT_MIX_CTRL, 6, 7, 1, 1),
801
802 CS4236_DOUBLE1("Mono Switch", 0, CS4231_MONO_CTRL, CS4236_LEFT_MIX_CTRL, 7, 7, 1, 1),
803 CS4231_SINGLE("Mono Volume", 0, CS4231_MONO_CTRL, 0, 15, 1),
804
805 CS4231_DOUBLE("Analog Loopback Switch", 0, CS4231_LEFT_INPUT, CS4231_RIGHT_INPUT, 7, 7, 1, 0),
806 };
807
808 #define CS4236_IEC958_ENABLE(xname, xindex) \
809 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
810 .info = snd_cs4236_info_single, \
811 .get = snd_cs4236_get_iec958_switch, .put = snd_cs4236_put_iec958_switch, \
812 .private_value = 1 << 16 }
813
814 static int snd_cs4236_get_iec958_switch(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
815 {
816 struct snd_cs4231 *chip = snd_kcontrol_chip(kcontrol);
817 unsigned long flags;
818
819 spin_lock_irqsave(&chip->reg_lock, flags);
820 ucontrol->value.integer.value[0] = chip->image[CS4231_ALT_FEATURE_1] & 0x02 ? 1 : 0;
821 #if 0
822 printk("get valid: ALT = 0x%x, C3 = 0x%x, C4 = 0x%x, C5 = 0x%x, C6 = 0x%x, C8 = 0x%x\n",
823 snd_cs4231_in(chip, CS4231_ALT_FEATURE_1),
824 snd_cs4236_ctrl_in(chip, 3),
825 snd_cs4236_ctrl_in(chip, 4),
826 snd_cs4236_ctrl_in(chip, 5),
827 snd_cs4236_ctrl_in(chip, 6),
828 snd_cs4236_ctrl_in(chip, 8));
829 #endif
830 spin_unlock_irqrestore(&chip->reg_lock, flags);
831 return 0;
832 }
833
834 static int snd_cs4236_put_iec958_switch(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
835 {
836 struct snd_cs4231 *chip = snd_kcontrol_chip(kcontrol);
837 unsigned long flags;
838 int change;
839 unsigned short enable, val;
840
841 enable = ucontrol->value.integer.value[0] & 1;
842
843 mutex_lock(&chip->mce_mutex);
844 snd_cs4231_mce_up(chip);
845 spin_lock_irqsave(&chip->reg_lock, flags);
846 val = (chip->image[CS4231_ALT_FEATURE_1] & ~0x0e) | (0<<2) | (enable << 1);
847 change = val != chip->image[CS4231_ALT_FEATURE_1];
848 snd_cs4231_out(chip, CS4231_ALT_FEATURE_1, val);
849 val = snd_cs4236_ctrl_in(chip, 4) | 0xc0;
850 snd_cs4236_ctrl_out(chip, 4, val);
851 udelay(100);
852 val &= ~0x40;
853 snd_cs4236_ctrl_out(chip, 4, val);
854 spin_unlock_irqrestore(&chip->reg_lock, flags);
855 snd_cs4231_mce_down(chip);
856 mutex_unlock(&chip->mce_mutex);
857
858 #if 0
859 printk("set valid: ALT = 0x%x, C3 = 0x%x, C4 = 0x%x, C5 = 0x%x, C6 = 0x%x, C8 = 0x%x\n",
860 snd_cs4231_in(chip, CS4231_ALT_FEATURE_1),
861 snd_cs4236_ctrl_in(chip, 3),
862 snd_cs4236_ctrl_in(chip, 4),
863 snd_cs4236_ctrl_in(chip, 5),
864 snd_cs4236_ctrl_in(chip, 6),
865 snd_cs4236_ctrl_in(chip, 8));
866 #endif
867 return change;
868 }
869
870 static struct snd_kcontrol_new snd_cs4236_iec958_controls[] = {
871 CS4236_IEC958_ENABLE("IEC958 Output Enable", 0),
872 CS4236_SINGLEC("IEC958 Output Validity", 0, 4, 4, 1, 0),
873 CS4236_SINGLEC("IEC958 Output User", 0, 4, 5, 1, 0),
874 CS4236_SINGLEC("IEC958 Output CSBR", 0, 4, 6, 1, 0),
875 CS4236_SINGLEC("IEC958 Output Channel Status Low", 0, 5, 1, 127, 0),
876 CS4236_SINGLEC("IEC958 Output Channel Status High", 0, 6, 0, 255, 0)
877 };
878
879 static struct snd_kcontrol_new snd_cs4236_3d_controls_cs4235[] = {
880 CS4236_SINGLEC("3D Control - Switch", 0, 3, 4, 1, 0),
881 CS4236_SINGLEC("3D Control - Space", 0, 2, 4, 15, 1)
882 };
883
884 static struct snd_kcontrol_new snd_cs4236_3d_controls_cs4237[] = {
885 CS4236_SINGLEC("3D Control - Switch", 0, 3, 7, 1, 0),
886 CS4236_SINGLEC("3D Control - Space", 0, 2, 4, 15, 1),
887 CS4236_SINGLEC("3D Control - Center", 0, 2, 0, 15, 1),
888 CS4236_SINGLEC("3D Control - Mono", 0, 3, 6, 1, 0),
889 CS4236_SINGLEC("3D Control - IEC958", 0, 3, 5, 1, 0)
890 };
891
892 static struct snd_kcontrol_new snd_cs4236_3d_controls_cs4238[] = {
893 CS4236_SINGLEC("3D Control - Switch", 0, 3, 4, 1, 0),
894 CS4236_SINGLEC("3D Control - Space", 0, 2, 4, 15, 1),
895 CS4236_SINGLEC("3D Control - Volume", 0, 2, 0, 15, 1),
896 CS4236_SINGLEC("3D Control - IEC958", 0, 3, 5, 1, 0)
897 };
898
899 int snd_cs4236_mixer(struct snd_cs4231 *chip)
900 {
901 struct snd_card *card;
902 unsigned int idx, count;
903 int err;
904 struct snd_kcontrol_new *kcontrol;
905
906 snd_assert(chip != NULL && chip->card != NULL, return -EINVAL);
907 card = chip->card;
908 strcpy(card->mixername, snd_cs4231_chip_id(chip));
909
910 if (chip->hardware == CS4231_HW_CS4235 ||
911 chip->hardware == CS4231_HW_CS4239) {
912 for (idx = 0; idx < ARRAY_SIZE(snd_cs4235_controls); idx++) {
913 if ((err = snd_ctl_add(card, snd_ctl_new1(&snd_cs4235_controls[idx], chip))) < 0)
914 return err;
915 }
916 } else {
917 for (idx = 0; idx < ARRAY_SIZE(snd_cs4236_controls); idx++) {
918 if ((err = snd_ctl_add(card, snd_ctl_new1(&snd_cs4236_controls[idx], chip))) < 0)
919 return err;
920 }
921 }
922 switch (chip->hardware) {
923 case CS4231_HW_CS4235:
924 case CS4231_HW_CS4239:
925 count = ARRAY_SIZE(snd_cs4236_3d_controls_cs4235);
926 kcontrol = snd_cs4236_3d_controls_cs4235;
927 break;
928 case CS4231_HW_CS4237B:
929 count = ARRAY_SIZE(snd_cs4236_3d_controls_cs4237);
930 kcontrol = snd_cs4236_3d_controls_cs4237;
931 break;
932 case CS4231_HW_CS4238B:
933 count = ARRAY_SIZE(snd_cs4236_3d_controls_cs4238);
934 kcontrol = snd_cs4236_3d_controls_cs4238;
935 break;
936 default:
937 count = 0;
938 kcontrol = NULL;
939 }
940 for (idx = 0; idx < count; idx++, kcontrol++) {
941 if ((err = snd_ctl_add(card, snd_ctl_new1(kcontrol, chip))) < 0)
942 return err;
943 }
944 if (chip->hardware == CS4231_HW_CS4237B ||
945 chip->hardware == CS4231_HW_CS4238B) {
946 for (idx = 0; idx < ARRAY_SIZE(snd_cs4236_iec958_controls); idx++) {
947 if ((err = snd_ctl_add(card, snd_ctl_new1(&snd_cs4236_iec958_controls[idx], chip))) < 0)
948 return err;
949 }
950 }
951 return 0;
952 }
953
954 EXPORT_SYMBOL(snd_cs4236_create);
955 EXPORT_SYMBOL(snd_cs4236_pcm);
956 EXPORT_SYMBOL(snd_cs4236_mixer);
957
958 /*
959 * INIT part
960 */
961
962 static int __init alsa_cs4236_init(void)
963 {
964 return 0;
965 }
966
967 static void __exit alsa_cs4236_exit(void)
968 {
969 }
970
971 module_init(alsa_cs4236_init)
972 module_exit(alsa_cs4236_exit)
mah project overlay