?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Committer: Michael Beasley <mike@snafu.setup>
[mikesnafu-overlay.git] / drivers / net / e1000 / e1000_ethtool.c
blob85e66f4c788690872a766e10973a24d659b4ce28
1 /*******************************************************************************
2
3 Intel PRO/1000 Linux driver
4 Copyright(c) 1999 - 2006 Intel Corporation.
5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 more details.
14
15 You should have received a copy of the GNU General Public License along with
16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
22 Contact Information:
23 Linux NICS <linux.nics@intel.com>
24 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
25 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
26
27 *******************************************************************************/
28
29 /* ethtool support for e1000 */
30
31 #include "e1000.h"
32
33 #include <asm/uaccess.h>
34
35 extern int e1000_up(struct e1000_adapter *adapter);
36 extern void e1000_down(struct e1000_adapter *adapter);
37 extern void e1000_reinit_locked(struct e1000_adapter *adapter);
38 extern void e1000_reset(struct e1000_adapter *adapter);
39 extern int e1000_set_spd_dplx(struct e1000_adapter *adapter, uint16_t spddplx);
40 extern int e1000_setup_all_rx_resources(struct e1000_adapter *adapter);
41 extern int e1000_setup_all_tx_resources(struct e1000_adapter *adapter);
42 extern void e1000_free_all_rx_resources(struct e1000_adapter *adapter);
43 extern void e1000_free_all_tx_resources(struct e1000_adapter *adapter);
44 extern void e1000_update_stats(struct e1000_adapter *adapter);
45
46
47 struct e1000_stats {
48 char stat_string[ETH_GSTRING_LEN];
49 int sizeof_stat;
50 int stat_offset;
51 };
52
53 #define E1000_STAT(m) FIELD_SIZEOF(struct e1000_adapter, m), \
54 offsetof(struct e1000_adapter, m)
55 static const struct e1000_stats e1000_gstrings_stats[] = {
56 { "rx_packets", E1000_STAT(stats.gprc) },
57 { "tx_packets", E1000_STAT(stats.gptc) },
58 { "rx_bytes", E1000_STAT(stats.gorcl) },
59 { "tx_bytes", E1000_STAT(stats.gotcl) },
60 { "rx_broadcast", E1000_STAT(stats.bprc) },
61 { "tx_broadcast", E1000_STAT(stats.bptc) },
62 { "rx_multicast", E1000_STAT(stats.mprc) },
63 { "tx_multicast", E1000_STAT(stats.mptc) },
64 { "rx_errors", E1000_STAT(stats.rxerrc) },
65 { "tx_errors", E1000_STAT(stats.txerrc) },
66 { "tx_dropped", E1000_STAT(net_stats.tx_dropped) },
67 { "multicast", E1000_STAT(stats.mprc) },
68 { "collisions", E1000_STAT(stats.colc) },
69 { "rx_length_errors", E1000_STAT(stats.rlerrc) },
70 { "rx_over_errors", E1000_STAT(net_stats.rx_over_errors) },
71 { "rx_crc_errors", E1000_STAT(stats.crcerrs) },
72 { "rx_frame_errors", E1000_STAT(net_stats.rx_frame_errors) },
73 { "rx_no_buffer_count", E1000_STAT(stats.rnbc) },
74 { "rx_missed_errors", E1000_STAT(stats.mpc) },
75 { "tx_aborted_errors", E1000_STAT(stats.ecol) },
76 { "tx_carrier_errors", E1000_STAT(stats.tncrs) },
77 { "tx_fifo_errors", E1000_STAT(net_stats.tx_fifo_errors) },
78 { "tx_heartbeat_errors", E1000_STAT(net_stats.tx_heartbeat_errors) },
79 { "tx_window_errors", E1000_STAT(stats.latecol) },
80 { "tx_abort_late_coll", E1000_STAT(stats.latecol) },
81 { "tx_deferred_ok", E1000_STAT(stats.dc) },
82 { "tx_single_coll_ok", E1000_STAT(stats.scc) },
83 { "tx_multi_coll_ok", E1000_STAT(stats.mcc) },
84 { "tx_timeout_count", E1000_STAT(tx_timeout_count) },
85 { "tx_restart_queue", E1000_STAT(restart_queue) },
86 { "rx_long_length_errors", E1000_STAT(stats.roc) },
87 { "rx_short_length_errors", E1000_STAT(stats.ruc) },
88 { "rx_align_errors", E1000_STAT(stats.algnerrc) },
89 { "tx_tcp_seg_good", E1000_STAT(stats.tsctc) },
90 { "tx_tcp_seg_failed", E1000_STAT(stats.tsctfc) },
91 { "rx_flow_control_xon", E1000_STAT(stats.xonrxc) },
92 { "rx_flow_control_xoff", E1000_STAT(stats.xoffrxc) },
93 { "tx_flow_control_xon", E1000_STAT(stats.xontxc) },
94 { "tx_flow_control_xoff", E1000_STAT(stats.xofftxc) },
95 { "rx_long_byte_count", E1000_STAT(stats.gorcl) },
96 { "rx_csum_offload_good", E1000_STAT(hw_csum_good) },
97 { "rx_csum_offload_errors", E1000_STAT(hw_csum_err) },
98 { "rx_header_split", E1000_STAT(rx_hdr_split) },
99 { "alloc_rx_buff_failed", E1000_STAT(alloc_rx_buff_failed) },
100 { "tx_smbus", E1000_STAT(stats.mgptc) },
101 { "rx_smbus", E1000_STAT(stats.mgprc) },
102 { "dropped_smbus", E1000_STAT(stats.mgpdc) },
103 };
104
105 #define E1000_QUEUE_STATS_LEN 0
106 #define E1000_GLOBAL_STATS_LEN ARRAY_SIZE(e1000_gstrings_stats)
107 #define E1000_STATS_LEN (E1000_GLOBAL_STATS_LEN + E1000_QUEUE_STATS_LEN)
108 static const char e1000_gstrings_test[][ETH_GSTRING_LEN] = {
109 "Register test (offline)", "Eeprom test (offline)",
110 "Interrupt test (offline)", "Loopback test (offline)",
111 "Link test (on/offline)"
112 };
113 #define E1000_TEST_LEN ARRAY_SIZE(e1000_gstrings_test)
114
115 static int
116 e1000_get_settings(struct net_device *netdev, struct ethtool_cmd *ecmd)
117 {
118 struct e1000_adapter *adapter = netdev_priv(netdev);
119 struct e1000_hw *hw = &adapter->hw;
120
121 if (hw->media_type == e1000_media_type_copper) {
122
123 ecmd->supported = (SUPPORTED_10baseT_Half |
124 SUPPORTED_10baseT_Full |
125 SUPPORTED_100baseT_Half |
126 SUPPORTED_100baseT_Full |
127 SUPPORTED_1000baseT_Full|
128 SUPPORTED_Autoneg |
129 SUPPORTED_TP);
130 if (hw->phy_type == e1000_phy_ife)
131 ecmd->supported &= ~SUPPORTED_1000baseT_Full;
132 ecmd->advertising = ADVERTISED_TP;
133
134 if (hw->autoneg == 1) {
135 ecmd->advertising |= ADVERTISED_Autoneg;
136 /* the e1000 autoneg seems to match ethtool nicely */
137 ecmd->advertising |= hw->autoneg_advertised;
138 }
139
140 ecmd->port = PORT_TP;
141 ecmd->phy_address = hw->phy_addr;
142
143 if (hw->mac_type == e1000_82543)
144 ecmd->transceiver = XCVR_EXTERNAL;
145 else
146 ecmd->transceiver = XCVR_INTERNAL;
147
148 } else {
149 ecmd->supported = (SUPPORTED_1000baseT_Full |
150 SUPPORTED_FIBRE |
151 SUPPORTED_Autoneg);
152
153 ecmd->advertising = (ADVERTISED_1000baseT_Full |
154 ADVERTISED_FIBRE |
155 ADVERTISED_Autoneg);
156
157 ecmd->port = PORT_FIBRE;
158
159 if (hw->mac_type >= e1000_82545)
160 ecmd->transceiver = XCVR_INTERNAL;
161 else
162 ecmd->transceiver = XCVR_EXTERNAL;
163 }
164
165 if (E1000_READ_REG(&adapter->hw, STATUS) & E1000_STATUS_LU) {
166
167 e1000_get_speed_and_duplex(hw, &adapter->link_speed,
168 &adapter->link_duplex);
169 ecmd->speed = adapter->link_speed;
170
171 /* unfortunatly FULL_DUPLEX != DUPLEX_FULL
172 * and HALF_DUPLEX != DUPLEX_HALF */
173
174 if (adapter->link_duplex == FULL_DUPLEX)
175 ecmd->duplex = DUPLEX_FULL;
176 else
177 ecmd->duplex = DUPLEX_HALF;
178 } else {
179 ecmd->speed = -1;
180 ecmd->duplex = -1;
181 }
182
183 ecmd->autoneg = ((hw->media_type == e1000_media_type_fiber) ||
184 hw->autoneg) ? AUTONEG_ENABLE : AUTONEG_DISABLE;
185 return 0;
186 }
187
188 static int
189 e1000_set_settings(struct net_device *netdev, struct ethtool_cmd *ecmd)
190 {
191 struct e1000_adapter *adapter = netdev_priv(netdev);
192 struct e1000_hw *hw = &adapter->hw;
193
194 /* When SoL/IDER sessions are active, autoneg/speed/duplex
195 * cannot be changed */
196 if (e1000_check_phy_reset_block(hw)) {
197 DPRINTK(DRV, ERR, "Cannot change link characteristics "
198 "when SoL/IDER is active.\n");
199 return -EINVAL;
200 }
201
202 while (test_and_set_bit(__E1000_RESETTING, &adapter->flags))
203 msleep(1);
204
205 if (ecmd->autoneg == AUTONEG_ENABLE) {
206 hw->autoneg = 1;
207 if (hw->media_type == e1000_media_type_fiber)
208 hw->autoneg_advertised = ADVERTISED_1000baseT_Full |
209 ADVERTISED_FIBRE |
210 ADVERTISED_Autoneg;
211 else
212 hw->autoneg_advertised = ecmd->advertising |
213 ADVERTISED_TP |
214 ADVERTISED_Autoneg;
215 ecmd->advertising = hw->autoneg_advertised;
216 } else
217 if (e1000_set_spd_dplx(adapter, ecmd->speed + ecmd->duplex)) {
218 clear_bit(__E1000_RESETTING, &adapter->flags);
219 return -EINVAL;
220 }
221
222 /* reset the link */
223
224 if (netif_running(adapter->netdev)) {
225 e1000_down(adapter);
226 e1000_up(adapter);
227 } else
228 e1000_reset(adapter);
229
230 clear_bit(__E1000_RESETTING, &adapter->flags);
231 return 0;
232 }
233
234 static void
235 e1000_get_pauseparam(struct net_device *netdev,
236 struct ethtool_pauseparam *pause)
237 {
238 struct e1000_adapter *adapter = netdev_priv(netdev);
239 struct e1000_hw *hw = &adapter->hw;
240
241 pause->autoneg =
242 (adapter->fc_autoneg ? AUTONEG_ENABLE : AUTONEG_DISABLE);
243
244 if (hw->fc == E1000_FC_RX_PAUSE)
245 pause->rx_pause = 1;
246 else if (hw->fc == E1000_FC_TX_PAUSE)
247 pause->tx_pause = 1;
248 else if (hw->fc == E1000_FC_FULL) {
249 pause->rx_pause = 1;
250 pause->tx_pause = 1;
251 }
252 }
253
254 static int
255 e1000_set_pauseparam(struct net_device *netdev,
256 struct ethtool_pauseparam *pause)
257 {
258 struct e1000_adapter *adapter = netdev_priv(netdev);
259 struct e1000_hw *hw = &adapter->hw;
260 int retval = 0;
261
262 adapter->fc_autoneg = pause->autoneg;
263
264 while (test_and_set_bit(__E1000_RESETTING, &adapter->flags))
265 msleep(1);
266
267 if (pause->rx_pause && pause->tx_pause)
268 hw->fc = E1000_FC_FULL;
269 else if (pause->rx_pause && !pause->tx_pause)
270 hw->fc = E1000_FC_RX_PAUSE;
271 else if (!pause->rx_pause && pause->tx_pause)
272 hw->fc = E1000_FC_TX_PAUSE;
273 else if (!pause->rx_pause && !pause->tx_pause)
274 hw->fc = E1000_FC_NONE;
275
276 hw->original_fc = hw->fc;
277
278 if (adapter->fc_autoneg == AUTONEG_ENABLE) {
279 if (netif_running(adapter->netdev)) {
280 e1000_down(adapter);
281 e1000_up(adapter);
282 } else
283 e1000_reset(adapter);
284 } else
285 retval = ((hw->media_type == e1000_media_type_fiber) ?
286 e1000_setup_link(hw) : e1000_force_mac_fc(hw));
287
288 clear_bit(__E1000_RESETTING, &adapter->flags);
289 return retval;
290 }
291
292 static uint32_t
293 e1000_get_rx_csum(struct net_device *netdev)
294 {
295 struct e1000_adapter *adapter = netdev_priv(netdev);
296 return adapter->rx_csum;
297 }
298
299 static int
300 e1000_set_rx_csum(struct net_device *netdev, uint32_t data)
301 {
302 struct e1000_adapter *adapter = netdev_priv(netdev);
303 adapter->rx_csum = data;
304
305 if (netif_running(netdev))
306 e1000_reinit_locked(adapter);
307 else
308 e1000_reset(adapter);
309 return 0;
310 }
311
312 static uint32_t
313 e1000_get_tx_csum(struct net_device *netdev)
314 {
315 return (netdev->features & NETIF_F_HW_CSUM) != 0;
316 }
317
318 static int
319 e1000_set_tx_csum(struct net_device *netdev, uint32_t data)
320 {
321 struct e1000_adapter *adapter = netdev_priv(netdev);
322
323 if (adapter->hw.mac_type < e1000_82543) {
324 if (!data)
325 return -EINVAL;
326 return 0;
327 }
328
329 if (data)
330 netdev->features |= NETIF_F_HW_CSUM;
331 else
332 netdev->features &= ~NETIF_F_HW_CSUM;
333
334 return 0;
335 }
336
337 static int
338 e1000_set_tso(struct net_device *netdev, uint32_t data)
339 {
340 struct e1000_adapter *adapter = netdev_priv(netdev);
341 if ((adapter->hw.mac_type < e1000_82544) ||
342 (adapter->hw.mac_type == e1000_82547))
343 return data ? -EINVAL : 0;
344
345 if (data)
346 netdev->features |= NETIF_F_TSO;
347 else
348 netdev->features &= ~NETIF_F_TSO;
349
350 if (data)
351 netdev->features |= NETIF_F_TSO6;
352 else
353 netdev->features &= ~NETIF_F_TSO6;
354
355 DPRINTK(PROBE, INFO, "TSO is %s\n", data ? "Enabled" : "Disabled");
356 adapter->tso_force = TRUE;
357 return 0;
358 }
359
360 static uint32_t
361 e1000_get_msglevel(struct net_device *netdev)
362 {
363 struct e1000_adapter *adapter = netdev_priv(netdev);
364 return adapter->msg_enable;
365 }
366
367 static void
368 e1000_set_msglevel(struct net_device *netdev, uint32_t data)
369 {
370 struct e1000_adapter *adapter = netdev_priv(netdev);
371 adapter->msg_enable = data;
372 }
373
374 static int
375 e1000_get_regs_len(struct net_device *netdev)
376 {
377 #define E1000_REGS_LEN 32
378 return E1000_REGS_LEN * sizeof(uint32_t);
379 }
380
381 static void
382 e1000_get_regs(struct net_device *netdev,
383 struct ethtool_regs *regs, void *p)
384 {
385 struct e1000_adapter *adapter = netdev_priv(netdev);
386 struct e1000_hw *hw = &adapter->hw;
387 uint32_t *regs_buff = p;
388 uint16_t phy_data;
389
390 memset(p, 0, E1000_REGS_LEN * sizeof(uint32_t));
391
392 regs->version = (1 << 24) | (hw->revision_id << 16) | hw->device_id;
393
394 regs_buff[0] = E1000_READ_REG(hw, CTRL);
395 regs_buff[1] = E1000_READ_REG(hw, STATUS);
396
397 regs_buff[2] = E1000_READ_REG(hw, RCTL);
398 regs_buff[3] = E1000_READ_REG(hw, RDLEN);
399 regs_buff[4] = E1000_READ_REG(hw, RDH);
400 regs_buff[5] = E1000_READ_REG(hw, RDT);
401 regs_buff[6] = E1000_READ_REG(hw, RDTR);
402
403 regs_buff[7] = E1000_READ_REG(hw, TCTL);
404 regs_buff[8] = E1000_READ_REG(hw, TDLEN);
405 regs_buff[9] = E1000_READ_REG(hw, TDH);
406 regs_buff[10] = E1000_READ_REG(hw, TDT);
407 regs_buff[11] = E1000_READ_REG(hw, TIDV);
408
409 regs_buff[12] = adapter->hw.phy_type; /* PHY type (IGP=1, M88=0) */
410 if (hw->phy_type == e1000_phy_igp) {
411 e1000_write_phy_reg(hw, IGP01E1000_PHY_PAGE_SELECT,
412 IGP01E1000_PHY_AGC_A);
413 e1000_read_phy_reg(hw, IGP01E1000_PHY_AGC_A &
414 IGP01E1000_PHY_PAGE_SELECT, &phy_data);
415 regs_buff[13] = (uint32_t)phy_data; /* cable length */
416 e1000_write_phy_reg(hw, IGP01E1000_PHY_PAGE_SELECT,
417 IGP01E1000_PHY_AGC_B);
418 e1000_read_phy_reg(hw, IGP01E1000_PHY_AGC_B &
419 IGP01E1000_PHY_PAGE_SELECT, &phy_data);
420 regs_buff[14] = (uint32_t)phy_data; /* cable length */
421 e1000_write_phy_reg(hw, IGP01E1000_PHY_PAGE_SELECT,
422 IGP01E1000_PHY_AGC_C);
423 e1000_read_phy_reg(hw, IGP01E1000_PHY_AGC_C &
424 IGP01E1000_PHY_PAGE_SELECT, &phy_data);
425 regs_buff[15] = (uint32_t)phy_data; /* cable length */
426 e1000_write_phy_reg(hw, IGP01E1000_PHY_PAGE_SELECT,
427 IGP01E1000_PHY_AGC_D);
428 e1000_read_phy_reg(hw, IGP01E1000_PHY_AGC_D &
429 IGP01E1000_PHY_PAGE_SELECT, &phy_data);
430 regs_buff[16] = (uint32_t)phy_data; /* cable length */
431 regs_buff[17] = 0; /* extended 10bt distance (not needed) */
432 e1000_write_phy_reg(hw, IGP01E1000_PHY_PAGE_SELECT, 0x0);
433 e1000_read_phy_reg(hw, IGP01E1000_PHY_PORT_STATUS &
434 IGP01E1000_PHY_PAGE_SELECT, &phy_data);
435 regs_buff[18] = (uint32_t)phy_data; /* cable polarity */
436 e1000_write_phy_reg(hw, IGP01E1000_PHY_PAGE_SELECT,
437 IGP01E1000_PHY_PCS_INIT_REG);
438 e1000_read_phy_reg(hw, IGP01E1000_PHY_PCS_INIT_REG &
439 IGP01E1000_PHY_PAGE_SELECT, &phy_data);
440 regs_buff[19] = (uint32_t)phy_data; /* cable polarity */
441 regs_buff[20] = 0; /* polarity correction enabled (always) */
442 regs_buff[22] = 0; /* phy receive errors (unavailable) */
443 regs_buff[23] = regs_buff[18]; /* mdix mode */
444 e1000_write_phy_reg(hw, IGP01E1000_PHY_PAGE_SELECT, 0x0);
445 } else {
446 e1000_read_phy_reg(hw, M88E1000_PHY_SPEC_STATUS, &phy_data);
447 regs_buff[13] = (uint32_t)phy_data; /* cable length */
448 regs_buff[14] = 0; /* Dummy (to align w/ IGP phy reg dump) */
449 regs_buff[15] = 0; /* Dummy (to align w/ IGP phy reg dump) */
450 regs_buff[16] = 0; /* Dummy (to align w/ IGP phy reg dump) */
451 e1000_read_phy_reg(hw, M88E1000_PHY_SPEC_CTRL, &phy_data);
452 regs_buff[17] = (uint32_t)phy_data; /* extended 10bt distance */
453 regs_buff[18] = regs_buff[13]; /* cable polarity */
454 regs_buff[19] = 0; /* Dummy (to align w/ IGP phy reg dump) */
455 regs_buff[20] = regs_buff[17]; /* polarity correction */
456 /* phy receive errors */
457 regs_buff[22] = adapter->phy_stats.receive_errors;
458 regs_buff[23] = regs_buff[13]; /* mdix mode */
459 }
460 regs_buff[21] = adapter->phy_stats.idle_errors; /* phy idle errors */
461 e1000_read_phy_reg(hw, PHY_1000T_STATUS, &phy_data);
462 regs_buff[24] = (uint32_t)phy_data; /* phy local receiver status */
463 regs_buff[25] = regs_buff[24]; /* phy remote receiver status */
464 if (hw->mac_type >= e1000_82540 &&
465 hw->mac_type < e1000_82571 &&
466 hw->media_type == e1000_media_type_copper) {
467 regs_buff[26] = E1000_READ_REG(hw, MANC);
468 }
469 }
470
471 static int
472 e1000_get_eeprom_len(struct net_device *netdev)
473 {
474 struct e1000_adapter *adapter = netdev_priv(netdev);
475 return adapter->hw.eeprom.word_size * 2;
476 }
477
478 static int
479 e1000_get_eeprom(struct net_device *netdev,
480 struct ethtool_eeprom *eeprom, uint8_t *bytes)
481 {
482 struct e1000_adapter *adapter = netdev_priv(netdev);
483 struct e1000_hw *hw = &adapter->hw;
484 uint16_t *eeprom_buff;
485 int first_word, last_word;
486 int ret_val = 0;
487 uint16_t i;
488
489 if (eeprom->len == 0)
490 return -EINVAL;
491
492 eeprom->magic = hw->vendor_id | (hw->device_id << 16);
493
494 first_word = eeprom->offset >> 1;
495 last_word = (eeprom->offset + eeprom->len - 1) >> 1;
496
497 eeprom_buff = kmalloc(sizeof(uint16_t) *
498 (last_word - first_word + 1), GFP_KERNEL);
499 if (!eeprom_buff)
500 return -ENOMEM;
501
502 if (hw->eeprom.type == e1000_eeprom_spi)
503 ret_val = e1000_read_eeprom(hw, first_word,
504 last_word - first_word + 1,
505 eeprom_buff);
506 else {
507 for (i = 0; i < last_word - first_word + 1; i++)
508 if ((ret_val = e1000_read_eeprom(hw, first_word + i, 1,
509 &eeprom_buff[i])))
510 break;
511 }
512
513 /* Device's eeprom is always little-endian, word addressable */
514 for (i = 0; i < last_word - first_word + 1; i++)
515 le16_to_cpus(&eeprom_buff[i]);
516
517 memcpy(bytes, (uint8_t *)eeprom_buff + (eeprom->offset & 1),
518 eeprom->len);
519 kfree(eeprom_buff);
520
521 return ret_val;
522 }
523
524 static int
525 e1000_set_eeprom(struct net_device *netdev,
526 struct ethtool_eeprom *eeprom, uint8_t *bytes)
527 {
528 struct e1000_adapter *adapter = netdev_priv(netdev);
529 struct e1000_hw *hw = &adapter->hw;
530 uint16_t *eeprom_buff;
531 void *ptr;
532 int max_len, first_word, last_word, ret_val = 0;
533 uint16_t i;
534
535 if (eeprom->len == 0)
536 return -EOPNOTSUPP;
537
538 if (eeprom->magic != (hw->vendor_id | (hw->device_id << 16)))
539 return -EFAULT;
540
541 max_len = hw->eeprom.word_size * 2;
542
543 first_word = eeprom->offset >> 1;
544 last_word = (eeprom->offset + eeprom->len - 1) >> 1;
545 eeprom_buff = kmalloc(max_len, GFP_KERNEL);
546 if (!eeprom_buff)
547 return -ENOMEM;
548
549 ptr = (void *)eeprom_buff;
550
551 if (eeprom->offset & 1) {
552 /* need read/modify/write of first changed EEPROM word */
553 /* only the second byte of the word is being modified */
554 ret_val = e1000_read_eeprom(hw, first_word, 1,
555 &eeprom_buff[0]);
556 ptr++;
557 }
558 if (((eeprom->offset + eeprom->len) & 1) && (ret_val == 0)) {
559 /* need read/modify/write of last changed EEPROM word */
560 /* only the first byte of the word is being modified */
561 ret_val = e1000_read_eeprom(hw, last_word, 1,
562 &eeprom_buff[last_word - first_word]);
563 }
564
565 /* Device's eeprom is always little-endian, word addressable */
566 for (i = 0; i < last_word - first_word + 1; i++)
567 le16_to_cpus(&eeprom_buff[i]);
568
569 memcpy(ptr, bytes, eeprom->len);
570
571 for (i = 0; i < last_word - first_word + 1; i++)
572 eeprom_buff[i] = cpu_to_le16(eeprom_buff[i]);
573
574 ret_val = e1000_write_eeprom(hw, first_word,
575 last_word - first_word + 1, eeprom_buff);
576
577 /* Update the checksum over the first part of the EEPROM if needed
578 * and flush shadow RAM for 82573 conrollers */
579 if ((ret_val == 0) && ((first_word <= EEPROM_CHECKSUM_REG) ||
580 (hw->mac_type == e1000_82573)))
581 e1000_update_eeprom_checksum(hw);
582
583 kfree(eeprom_buff);
584 return ret_val;
585 }
586
587 static void
588 e1000_get_drvinfo(struct net_device *netdev,
589 struct ethtool_drvinfo *drvinfo)
590 {
591 struct e1000_adapter *adapter = netdev_priv(netdev);
592 char firmware_version[32];
593 uint16_t eeprom_data;
594
595 strncpy(drvinfo->driver, e1000_driver_name, 32);
596 strncpy(drvinfo->version, e1000_driver_version, 32);
597
598 /* EEPROM image version # is reported as firmware version # for
599 * 8257{1|2|3} controllers */
600 e1000_read_eeprom(&adapter->hw, 5, 1, &eeprom_data);
601 switch (adapter->hw.mac_type) {
602 case e1000_82571:
603 case e1000_82572:
604 case e1000_82573:
605 case e1000_80003es2lan:
606 case e1000_ich8lan:
607 sprintf(firmware_version, "%d.%d-%d",
608 (eeprom_data & 0xF000) >> 12,
609 (eeprom_data & 0x0FF0) >> 4,
610 eeprom_data & 0x000F);
611 break;
612 default:
613 sprintf(firmware_version, "N/A");
614 }
615
616 strncpy(drvinfo->fw_version, firmware_version, 32);
617 strncpy(drvinfo->bus_info, pci_name(adapter->pdev), 32);
618 drvinfo->regdump_len = e1000_get_regs_len(netdev);
619 drvinfo->eedump_len = e1000_get_eeprom_len(netdev);
620 }
621
622 static void
623 e1000_get_ringparam(struct net_device *netdev,
624 struct ethtool_ringparam *ring)
625 {
626 struct e1000_adapter *adapter = netdev_priv(netdev);
627 e1000_mac_type mac_type = adapter->hw.mac_type;
628 struct e1000_tx_ring *txdr = adapter->tx_ring;
629 struct e1000_rx_ring *rxdr = adapter->rx_ring;
630
631 ring->rx_max_pending = (mac_type < e1000_82544) ? E1000_MAX_RXD :
632 E1000_MAX_82544_RXD;
633 ring->tx_max_pending = (mac_type < e1000_82544) ? E1000_MAX_TXD :
634 E1000_MAX_82544_TXD;
635 ring->rx_mini_max_pending = 0;
636 ring->rx_jumbo_max_pending = 0;
637 ring->rx_pending = rxdr->count;
638 ring->tx_pending = txdr->count;
639 ring->rx_mini_pending = 0;
640 ring->rx_jumbo_pending = 0;
641 }
642
643 static int
644 e1000_set_ringparam(struct net_device *netdev,
645 struct ethtool_ringparam *ring)
646 {
647 struct e1000_adapter *adapter = netdev_priv(netdev);
648 e1000_mac_type mac_type = adapter->hw.mac_type;
649 struct e1000_tx_ring *txdr, *tx_old;
650 struct e1000_rx_ring *rxdr, *rx_old;
651 int i, err;
652
653 if ((ring->rx_mini_pending) || (ring->rx_jumbo_pending))
654 return -EINVAL;
655
656 while (test_and_set_bit(__E1000_RESETTING, &adapter->flags))
657 msleep(1);
658
659 if (netif_running(adapter->netdev))
660 e1000_down(adapter);
661
662 tx_old = adapter->tx_ring;
663 rx_old = adapter->rx_ring;
664
665 err = -ENOMEM;
666 txdr = kcalloc(adapter->num_tx_queues, sizeof(struct e1000_tx_ring), GFP_KERNEL);
667 if (!txdr)
668 goto err_alloc_tx;
669
670 rxdr = kcalloc(adapter->num_rx_queues, sizeof(struct e1000_rx_ring), GFP_KERNEL);
671 if (!rxdr)
672 goto err_alloc_rx;
673
674 adapter->tx_ring = txdr;
675 adapter->rx_ring = rxdr;
676
677 rxdr->count = max(ring->rx_pending,(uint32_t)E1000_MIN_RXD);
678 rxdr->count = min(rxdr->count,(uint32_t)(mac_type < e1000_82544 ?
679 E1000_MAX_RXD : E1000_MAX_82544_RXD));
680 rxdr->count = ALIGN(rxdr->count, REQ_RX_DESCRIPTOR_MULTIPLE);
681
682 txdr->count = max(ring->tx_pending,(uint32_t)E1000_MIN_TXD);
683 txdr->count = min(txdr->count,(uint32_t)(mac_type < e1000_82544 ?
684 E1000_MAX_TXD : E1000_MAX_82544_TXD));
685 txdr->count = ALIGN(txdr->count, REQ_TX_DESCRIPTOR_MULTIPLE);
686
687 for (i = 0; i < adapter->num_tx_queues; i++)
688 txdr[i].count = txdr->count;
689 for (i = 0; i < adapter->num_rx_queues; i++)
690 rxdr[i].count = rxdr->count;
691
692 if (netif_running(adapter->netdev)) {
693 /* Try to get new resources before deleting old */
694 if ((err = e1000_setup_all_rx_resources(adapter)))
695 goto err_setup_rx;
696 if ((err = e1000_setup_all_tx_resources(adapter)))
697 goto err_setup_tx;
698
699 /* save the new, restore the old in order to free it,
700 * then restore the new back again */
701
702 adapter->rx_ring = rx_old;
703 adapter->tx_ring = tx_old;
704 e1000_free_all_rx_resources(adapter);
705 e1000_free_all_tx_resources(adapter);
706 kfree(tx_old);
707 kfree(rx_old);
708 adapter->rx_ring = rxdr;
709 adapter->tx_ring = txdr;
710 if ((err = e1000_up(adapter)))
711 goto err_setup;
712 }
713
714 clear_bit(__E1000_RESETTING, &adapter->flags);
715 return 0;
716 err_setup_tx:
717 e1000_free_all_rx_resources(adapter);
718 err_setup_rx:
719 adapter->rx_ring = rx_old;
720 adapter->tx_ring = tx_old;
721 kfree(rxdr);
722 err_alloc_rx:
723 kfree(txdr);
724 err_alloc_tx:
725 e1000_up(adapter);
726 err_setup:
727 clear_bit(__E1000_RESETTING, &adapter->flags);
728 return err;
729 }
730
731 static bool reg_pattern_test(struct e1000_adapter *adapter, uint64_t *data,
732 int reg, uint32_t mask, uint32_t write)
733 {
734 static const uint32_t test[] =
735 {0x5A5A5A5A, 0xA5A5A5A5, 0x00000000, 0xFFFFFFFF};
736 uint8_t __iomem *address = adapter->hw.hw_addr + reg;
737 uint32_t read;
738 int i;
739
740 for (i = 0; i < ARRAY_SIZE(test); i++) {
741 writel(write & test[i], address);
742 read = readl(address);
743 if (read != (write & test[i] & mask)) {
744 DPRINTK(DRV, ERR, "pattern test reg %04X failed: "
745 "got 0x%08X expected 0x%08X\n",
746 reg, read, (write & test[i] & mask));
747 *data = reg;
748 return true;
749 }
750 }
751 return false;
752 }
753
754 static bool reg_set_and_check(struct e1000_adapter *adapter, uint64_t *data,
755 int reg, uint32_t mask, uint32_t write)
756 {
757 uint8_t __iomem *address = adapter->hw.hw_addr + reg;
758 uint32_t read;
759
760 writel(write & mask, address);
761 read = readl(address);
762 if ((read & mask) != (write & mask)) {
763 DPRINTK(DRV, ERR, "set/check reg %04X test failed: "
764 "got 0x%08X expected 0x%08X\n",
765 reg, (read & mask), (write & mask));
766 *data = reg;
767 return true;
768 }
769 return false;
770 }
771
772 #define REG_PATTERN_TEST(reg, mask, write) \
773 do { \
774 if (reg_pattern_test(adapter, data, \
775 (adapter->hw.mac_type >= e1000_82543) \
776 ? E1000_##reg : E1000_82542_##reg, \
777 mask, write)) \
778 return 1; \
779 } while (0)
780
781 #define REG_SET_AND_CHECK(reg, mask, write) \
782 do { \
783 if (reg_set_and_check(adapter, data, \
784 (adapter->hw.mac_type >= e1000_82543) \
785 ? E1000_##reg : E1000_82542_##reg, \
786 mask, write)) \
787 return 1; \
788 } while (0)
789
790 static int
791 e1000_reg_test(struct e1000_adapter *adapter, uint64_t *data)
792 {
793 uint32_t value, before, after;
794 uint32_t i, toggle;
795
796 /* The status register is Read Only, so a write should fail.
797 * Some bits that get toggled are ignored.
798 */
799 switch (adapter->hw.mac_type) {
800 /* there are several bits on newer hardware that are r/w */
801 case e1000_82571:
802 case e1000_82572:
803 case e1000_80003es2lan:
804 toggle = 0x7FFFF3FF;
805 break;
806 case e1000_82573:
807 case e1000_ich8lan:
808 toggle = 0x7FFFF033;
809 break;
810 default:
811 toggle = 0xFFFFF833;
812 break;
813 }
814
815 before = E1000_READ_REG(&adapter->hw, STATUS);
816 value = (E1000_READ_REG(&adapter->hw, STATUS) & toggle);
817 E1000_WRITE_REG(&adapter->hw, STATUS, toggle);
818 after = E1000_READ_REG(&adapter->hw, STATUS) & toggle;
819 if (value != after) {
820 DPRINTK(DRV, ERR, "failed STATUS register test got: "
821 "0x%08X expected: 0x%08X\n", after, value);
822 *data = 1;
823 return 1;
824 }
825 /* restore previous status */
826 E1000_WRITE_REG(&adapter->hw, STATUS, before);
827
828 if (adapter->hw.mac_type != e1000_ich8lan) {
829 REG_PATTERN_TEST(FCAL, 0xFFFFFFFF, 0xFFFFFFFF);
830 REG_PATTERN_TEST(FCAH, 0x0000FFFF, 0xFFFFFFFF);
831 REG_PATTERN_TEST(FCT, 0x0000FFFF, 0xFFFFFFFF);
832 REG_PATTERN_TEST(VET, 0x0000FFFF, 0xFFFFFFFF);
833 }
834
835 REG_PATTERN_TEST(RDTR, 0x0000FFFF, 0xFFFFFFFF);
836 REG_PATTERN_TEST(RDBAH, 0xFFFFFFFF, 0xFFFFFFFF);
837 REG_PATTERN_TEST(RDLEN, 0x000FFF80, 0x000FFFFF);
838 REG_PATTERN_TEST(RDH, 0x0000FFFF, 0x0000FFFF);
839 REG_PATTERN_TEST(RDT, 0x0000FFFF, 0x0000FFFF);
840 REG_PATTERN_TEST(FCRTH, 0x0000FFF8, 0x0000FFF8);
841 REG_PATTERN_TEST(FCTTV, 0x0000FFFF, 0x0000FFFF);
842 REG_PATTERN_TEST(TIPG, 0x3FFFFFFF, 0x3FFFFFFF);
843 REG_PATTERN_TEST(TDBAH, 0xFFFFFFFF, 0xFFFFFFFF);
844 REG_PATTERN_TEST(TDLEN, 0x000FFF80, 0x000FFFFF);
845
846 REG_SET_AND_CHECK(RCTL, 0xFFFFFFFF, 0x00000000);
847
848 before = (adapter->hw.mac_type == e1000_ich8lan ?
849 0x06C3B33E : 0x06DFB3FE);
850 REG_SET_AND_CHECK(RCTL, before, 0x003FFFFB);
851 REG_SET_AND_CHECK(TCTL, 0xFFFFFFFF, 0x00000000);
852
853 if (adapter->hw.mac_type >= e1000_82543) {
854
855 REG_SET_AND_CHECK(RCTL, before, 0xFFFFFFFF);
856 REG_PATTERN_TEST(RDBAL, 0xFFFFFFF0, 0xFFFFFFFF);
857 if (adapter->hw.mac_type != e1000_ich8lan)
858 REG_PATTERN_TEST(TXCW, 0xC000FFFF, 0x0000FFFF);
859 REG_PATTERN_TEST(TDBAL, 0xFFFFFFF0, 0xFFFFFFFF);
860 REG_PATTERN_TEST(TIDV, 0x0000FFFF, 0x0000FFFF);
861 value = (adapter->hw.mac_type == e1000_ich8lan ?
862 E1000_RAR_ENTRIES_ICH8LAN : E1000_RAR_ENTRIES);
863 for (i = 0; i < value; i++) {
864 REG_PATTERN_TEST(RA + (((i << 1) + 1) << 2), 0x8003FFFF,
865 0xFFFFFFFF);
866 }
867
868 } else {
869
870 REG_SET_AND_CHECK(RCTL, 0xFFFFFFFF, 0x01FFFFFF);
871 REG_PATTERN_TEST(RDBAL, 0xFFFFF000, 0xFFFFFFFF);
872 REG_PATTERN_TEST(TXCW, 0x0000FFFF, 0x0000FFFF);
873 REG_PATTERN_TEST(TDBAL, 0xFFFFF000, 0xFFFFFFFF);
874
875 }
876
877 value = (adapter->hw.mac_type == e1000_ich8lan ?
878 E1000_MC_TBL_SIZE_ICH8LAN : E1000_MC_TBL_SIZE);
879 for (i = 0; i < value; i++)
880 REG_PATTERN_TEST(MTA + (i << 2), 0xFFFFFFFF, 0xFFFFFFFF);
881
882 *data = 0;
883 return 0;
884 }
885
886 static int
887 e1000_eeprom_test(struct e1000_adapter *adapter, uint64_t *data)
888 {
889 uint16_t temp;
890 uint16_t checksum = 0;
891 uint16_t i;
892
893 *data = 0;
894 /* Read and add up the contents of the EEPROM */
895 for (i = 0; i < (EEPROM_CHECKSUM_REG + 1); i++) {
896 if ((e1000_read_eeprom(&adapter->hw, i, 1, &temp)) < 0) {
897 *data = 1;
898 break;
899 }
900 checksum += temp;
901 }
902
903 /* If Checksum is not Correct return error else test passed */
904 if ((checksum != (uint16_t) EEPROM_SUM) && !(*data))
905 *data = 2;
906
907 return *data;
908 }
909
910 static irqreturn_t
911 e1000_test_intr(int irq, void *data)
912 {
913 struct net_device *netdev = (struct net_device *) data;
914 struct e1000_adapter *adapter = netdev_priv(netdev);
915
916 adapter->test_icr |= E1000_READ_REG(&adapter->hw, ICR);
917
918 return IRQ_HANDLED;
919 }
920
921 static int
922 e1000_intr_test(struct e1000_adapter *adapter, uint64_t *data)
923 {
924 struct net_device *netdev = adapter->netdev;
925 uint32_t mask, i=0, shared_int = TRUE;
926 uint32_t irq = adapter->pdev->irq;
927
928 *data = 0;
929
930 /* NOTE: we don't test MSI interrupts here, yet */
931 /* Hook up test interrupt handler just for this test */
932 if (!request_irq(irq, &e1000_test_intr, IRQF_PROBE_SHARED, netdev->name,
933 netdev))
934 shared_int = FALSE;
935 else if (request_irq(irq, &e1000_test_intr, IRQF_SHARED,
936 netdev->name, netdev)) {
937 *data = 1;
938 return -1;
939 }
940 DPRINTK(HW, INFO, "testing %s interrupt\n",
941 (shared_int ? "shared" : "unshared"));
942
943 /* Disable all the interrupts */
944 E1000_WRITE_REG(&adapter->hw, IMC, 0xFFFFFFFF);
945 msleep(10);
946
947 /* Test each interrupt */
948 for (; i < 10; i++) {
949
950 if (adapter->hw.mac_type == e1000_ich8lan && i == 8)
951 continue;
952
953 /* Interrupt to test */
954 mask = 1 << i;
955
956 if (!shared_int) {
957 /* Disable the interrupt to be reported in
958 * the cause register and then force the same
959 * interrupt and see if one gets posted. If
960 * an interrupt was posted to the bus, the
961 * test failed.
962 */
963 adapter->test_icr = 0;
964 E1000_WRITE_REG(&adapter->hw, IMC, mask);
965 E1000_WRITE_REG(&adapter->hw, ICS, mask);
966 msleep(10);
967
968 if (adapter->test_icr & mask) {
969 *data = 3;
970 break;
971 }
972 }
973
974 /* Enable the interrupt to be reported in
975 * the cause register and then force the same
976 * interrupt and see if one gets posted. If
977 * an interrupt was not posted to the bus, the
978 * test failed.
979 */
980 adapter->test_icr = 0;
981 E1000_WRITE_REG(&adapter->hw, IMS, mask);
982 E1000_WRITE_REG(&adapter->hw, ICS, mask);
983 msleep(10);
984
985 if (!(adapter->test_icr & mask)) {
986 *data = 4;
987 break;
988 }
989
990 if (!shared_int) {
991 /* Disable the other interrupts to be reported in
992 * the cause register and then force the other
993 * interrupts and see if any get posted. If
994 * an interrupt was posted to the bus, the
995 * test failed.
996 */
997 adapter->test_icr = 0;
998 E1000_WRITE_REG(&adapter->hw, IMC, ~mask & 0x00007FFF);
999 E1000_WRITE_REG(&adapter->hw, ICS, ~mask & 0x00007FFF);
1000 msleep(10);
1001
1002 if (adapter->test_icr) {
1003 *data = 5;
1004 break;
1005 }
1006 }
1007 }
1008
1009 /* Disable all the interrupts */
1010 E1000_WRITE_REG(&adapter->hw, IMC, 0xFFFFFFFF);
1011 msleep(10);
1012
1013 /* Unhook test interrupt handler */
1014 free_irq(irq, netdev);
1015
1016 return *data;
1017 }
1018
1019 static void
1020 e1000_free_desc_rings(struct e1000_adapter *adapter)
1021 {
1022 struct e1000_tx_ring *txdr = &adapter->test_tx_ring;
1023 struct e1000_rx_ring *rxdr = &adapter->test_rx_ring;
1024 struct pci_dev *pdev = adapter->pdev;
1025 int i;
1026
1027 if (txdr->desc && txdr->buffer_info) {
1028 for (i = 0; i < txdr->count; i++) {
1029 if (txdr->buffer_info[i].dma)
1030 pci_unmap_single(pdev, txdr->buffer_info[i].dma,
1031 txdr->buffer_info[i].length,
1032 PCI_DMA_TODEVICE);
1033 if (txdr->buffer_info[i].skb)
1034 dev_kfree_skb(txdr->buffer_info[i].skb);
1035 }
1036 }
1037
1038 if (rxdr->desc && rxdr->buffer_info) {
1039 for (i = 0; i < rxdr->count; i++) {
1040 if (rxdr->buffer_info[i].dma)
1041 pci_unmap_single(pdev, rxdr->buffer_info[i].dma,
1042 rxdr->buffer_info[i].length,
1043 PCI_DMA_FROMDEVICE);
1044 if (rxdr->buffer_info[i].skb)
1045 dev_kfree_skb(rxdr->buffer_info[i].skb);
1046 }
1047 }
1048
1049 if (txdr->desc) {
1050 pci_free_consistent(pdev, txdr->size, txdr->desc, txdr->dma);
1051 txdr->desc = NULL;
1052 }
1053 if (rxdr->desc) {
1054 pci_free_consistent(pdev, rxdr->size, rxdr->desc, rxdr->dma);
1055 rxdr->desc = NULL;
1056 }
1057
1058 kfree(txdr->buffer_info);
1059 txdr->buffer_info = NULL;
1060 kfree(rxdr->buffer_info);
1061 rxdr->buffer_info = NULL;
1062
1063 return;
1064 }
1065
1066 static int
1067 e1000_setup_desc_rings(struct e1000_adapter *adapter)
1068 {
1069 struct e1000_tx_ring *txdr = &adapter->test_tx_ring;
1070 struct e1000_rx_ring *rxdr = &adapter->test_rx_ring;
1071 struct pci_dev *pdev = adapter->pdev;
1072 uint32_t rctl;
1073 int i, ret_val;
1074
1075 /* Setup Tx descriptor ring and Tx buffers */
1076
1077 if (!txdr->count)
1078 txdr->count = E1000_DEFAULT_TXD;
1079
1080 if (!(txdr->buffer_info = kcalloc(txdr->count,
1081 sizeof(struct e1000_buffer),
1082 GFP_KERNEL))) {
1083 ret_val = 1;
1084 goto err_nomem;
1085 }
1086
1087 txdr->size = txdr->count * sizeof(struct e1000_tx_desc);
1088 txdr->size = ALIGN(txdr->size, 4096);
1089 if (!(txdr->desc = pci_alloc_consistent(pdev, txdr->size,
1090 &txdr->dma))) {
1091 ret_val = 2;
1092 goto err_nomem;
1093 }
1094 memset(txdr->desc, 0, txdr->size);
1095 txdr->next_to_use = txdr->next_to_clean = 0;
1096
1097 E1000_WRITE_REG(&adapter->hw, TDBAL,
1098 ((uint64_t) txdr->dma & 0x00000000FFFFFFFF));
1099 E1000_WRITE_REG(&adapter->hw, TDBAH, ((uint64_t) txdr->dma >> 32));
1100 E1000_WRITE_REG(&adapter->hw, TDLEN,
1101 txdr->count * sizeof(struct e1000_tx_desc));
1102 E1000_WRITE_REG(&adapter->hw, TDH, 0);
1103 E1000_WRITE_REG(&adapter->hw, TDT, 0);
1104 E1000_WRITE_REG(&adapter->hw, TCTL,
1105 E1000_TCTL_PSP | E1000_TCTL_EN |
1106 E1000_COLLISION_THRESHOLD << E1000_CT_SHIFT |
1107 E1000_FDX_COLLISION_DISTANCE << E1000_COLD_SHIFT);
1108
1109 for (i = 0; i < txdr->count; i++) {
1110 struct e1000_tx_desc *tx_desc = E1000_TX_DESC(*txdr, i);
1111 struct sk_buff *skb;
1112 unsigned int size = 1024;
1113
1114 if (!(skb = alloc_skb(size, GFP_KERNEL))) {
1115 ret_val = 3;
1116 goto err_nomem;
1117 }
1118 skb_put(skb, size);
1119 txdr->buffer_info[i].skb = skb;
1120 txdr->buffer_info[i].length = skb->len;
1121 txdr->buffer_info[i].dma =
1122 pci_map_single(pdev, skb->data, skb->len,
1123 PCI_DMA_TODEVICE);
1124 tx_desc->buffer_addr = cpu_to_le64(txdr->buffer_info[i].dma);
1125 tx_desc->lower.data = cpu_to_le32(skb->len);
1126 tx_desc->lower.data |= cpu_to_le32(E1000_TXD_CMD_EOP |
1127 E1000_TXD_CMD_IFCS |
1128 E1000_TXD_CMD_RPS);
1129 tx_desc->upper.data = 0;
1130 }
1131
1132 /* Setup Rx descriptor ring and Rx buffers */
1133
1134 if (!rxdr->count)
1135 rxdr->count = E1000_DEFAULT_RXD;
1136
1137 if (!(rxdr->buffer_info = kcalloc(rxdr->count,
1138 sizeof(struct e1000_buffer),
1139 GFP_KERNEL))) {
1140 ret_val = 4;
1141 goto err_nomem;
1142 }
1143
1144 rxdr->size = rxdr->count * sizeof(struct e1000_rx_desc);
1145 if (!(rxdr->desc = pci_alloc_consistent(pdev, rxdr->size, &rxdr->dma))) {
1146 ret_val = 5;
1147 goto err_nomem;
1148 }
1149 memset(rxdr->desc, 0, rxdr->size);
1150 rxdr->next_to_use = rxdr->next_to_clean = 0;
1151
1152 rctl = E1000_READ_REG(&adapter->hw, RCTL);
1153 E1000_WRITE_REG(&adapter->hw, RCTL, rctl & ~E1000_RCTL_EN);
1154 E1000_WRITE_REG(&adapter->hw, RDBAL,
1155 ((uint64_t) rxdr->dma & 0xFFFFFFFF));
1156 E1000_WRITE_REG(&adapter->hw, RDBAH, ((uint64_t) rxdr->dma >> 32));
1157 E1000_WRITE_REG(&adapter->hw, RDLEN, rxdr->size);
1158 E1000_WRITE_REG(&adapter->hw, RDH, 0);
1159 E1000_WRITE_REG(&adapter->hw, RDT, 0);
1160 rctl = E1000_RCTL_EN | E1000_RCTL_BAM | E1000_RCTL_SZ_2048 |
1161 E1000_RCTL_LBM_NO | E1000_RCTL_RDMTS_HALF |
1162 (adapter->hw.mc_filter_type << E1000_RCTL_MO_SHIFT);
1163 E1000_WRITE_REG(&adapter->hw, RCTL, rctl);
1164
1165 for (i = 0; i < rxdr->count; i++) {
1166 struct e1000_rx_desc *rx_desc = E1000_RX_DESC(*rxdr, i);
1167 struct sk_buff *skb;
1168
1169 if (!(skb = alloc_skb(E1000_RXBUFFER_2048 + NET_IP_ALIGN,
1170 GFP_KERNEL))) {
1171 ret_val = 6;
1172 goto err_nomem;
1173 }
1174 skb_reserve(skb, NET_IP_ALIGN);
1175 rxdr->buffer_info[i].skb = skb;
1176 rxdr->buffer_info[i].length = E1000_RXBUFFER_2048;
1177 rxdr->buffer_info[i].dma =
1178 pci_map_single(pdev, skb->data, E1000_RXBUFFER_2048,
1179 PCI_DMA_FROMDEVICE);
1180 rx_desc->buffer_addr = cpu_to_le64(rxdr->buffer_info[i].dma);
1181 memset(skb->data, 0x00, skb->len);
1182 }
1183
1184 return 0;
1185
1186 err_nomem:
1187 e1000_free_desc_rings(adapter);
1188 return ret_val;
1189 }
1190
1191 static void
1192 e1000_phy_disable_receiver(struct e1000_adapter *adapter)
1193 {
1194 /* Write out to PHY registers 29 and 30 to disable the Receiver. */
1195 e1000_write_phy_reg(&adapter->hw, 29, 0x001F);
1196 e1000_write_phy_reg(&adapter->hw, 30, 0x8FFC);
1197 e1000_write_phy_reg(&adapter->hw, 29, 0x001A);
1198 e1000_write_phy_reg(&adapter->hw, 30, 0x8FF0);
1199 }
1200
1201 static void
1202 e1000_phy_reset_clk_and_crs(struct e1000_adapter *adapter)
1203 {
1204 uint16_t phy_reg;
1205
1206 /* Because we reset the PHY above, we need to re-force TX_CLK in the
1207 * Extended PHY Specific Control Register to 25MHz clock. This
1208 * value defaults back to a 2.5MHz clock when the PHY is reset.
1209 */
1210 e1000_read_phy_reg(&adapter->hw, M88E1000_EXT_PHY_SPEC_CTRL, &phy_reg);
1211 phy_reg |= M88E1000_EPSCR_TX_CLK_25;
1212 e1000_write_phy_reg(&adapter->hw,
1213 M88E1000_EXT_PHY_SPEC_CTRL, phy_reg);
1214
1215 /* In addition, because of the s/w reset above, we need to enable
1216 * CRS on TX. This must be set for both full and half duplex
1217 * operation.
1218 */
1219 e1000_read_phy_reg(&adapter->hw, M88E1000_PHY_SPEC_CTRL, &phy_reg);
1220 phy_reg |= M88E1000_PSCR_ASSERT_CRS_ON_TX;
1221 e1000_write_phy_reg(&adapter->hw,
1222 M88E1000_PHY_SPEC_CTRL, phy_reg);
1223 }
1224
1225 static int
1226 e1000_nonintegrated_phy_loopback(struct e1000_adapter *adapter)
1227 {
1228 uint32_t ctrl_reg;
1229 uint16_t phy_reg;
1230
1231 /* Setup the Device Control Register for PHY loopback test. */
1232
1233 ctrl_reg = E1000_READ_REG(&adapter->hw, CTRL);
1234 ctrl_reg |= (E1000_CTRL_ILOS | /* Invert Loss-Of-Signal */
1235 E1000_CTRL_FRCSPD | /* Set the Force Speed Bit */
1236 E1000_CTRL_FRCDPX | /* Set the Force Duplex Bit */
1237 E1000_CTRL_SPD_1000 | /* Force Speed to 1000 */
1238 E1000_CTRL_FD); /* Force Duplex to FULL */
1239
1240 E1000_WRITE_REG(&adapter->hw, CTRL, ctrl_reg);
1241
1242 /* Read the PHY Specific Control Register (0x10) */
1243 e1000_read_phy_reg(&adapter->hw, M88E1000_PHY_SPEC_CTRL, &phy_reg);
1244
1245 /* Clear Auto-Crossover bits in PHY Specific Control Register
1246 * (bits 6:5).
1247 */
1248 phy_reg &= ~M88E1000_PSCR_AUTO_X_MODE;
1249 e1000_write_phy_reg(&adapter->hw, M88E1000_PHY_SPEC_CTRL, phy_reg);
1250
1251 /* Perform software reset on the PHY */
1252 e1000_phy_reset(&adapter->hw);
1253
1254 /* Have to setup TX_CLK and TX_CRS after software reset */
1255 e1000_phy_reset_clk_and_crs(adapter);
1256
1257 e1000_write_phy_reg(&adapter->hw, PHY_CTRL, 0x8100);
1258
1259 /* Wait for reset to complete. */
1260 udelay(500);
1261
1262 /* Have to setup TX_CLK and TX_CRS after software reset */
1263 e1000_phy_reset_clk_and_crs(adapter);
1264
1265 /* Write out to PHY registers 29 and 30 to disable the Receiver. */
1266 e1000_phy_disable_receiver(adapter);
1267
1268 /* Set the loopback bit in the PHY control register. */
1269 e1000_read_phy_reg(&adapter->hw, PHY_CTRL, &phy_reg);
1270 phy_reg |= MII_CR_LOOPBACK;
1271 e1000_write_phy_reg(&adapter->hw, PHY_CTRL, phy_reg);
1272
1273 /* Setup TX_CLK and TX_CRS one more time. */
1274 e1000_phy_reset_clk_and_crs(adapter);
1275
1276 /* Check Phy Configuration */
1277 e1000_read_phy_reg(&adapter->hw, PHY_CTRL, &phy_reg);
1278 if (phy_reg != 0x4100)
1279 return 9;
1280
1281 e1000_read_phy_reg(&adapter->hw, M88E1000_EXT_PHY_SPEC_CTRL, &phy_reg);
1282 if (phy_reg != 0x0070)
1283 return 10;
1284
1285 e1000_read_phy_reg(&adapter->hw, 29, &phy_reg);
1286 if (phy_reg != 0x001A)
1287 return 11;
1288
1289 return 0;
1290 }
1291
1292 static int
1293 e1000_integrated_phy_loopback(struct e1000_adapter *adapter)
1294 {
1295 uint32_t ctrl_reg = 0;
1296 uint32_t stat_reg = 0;
1297
1298 adapter->hw.autoneg = FALSE;
1299
1300 if (adapter->hw.phy_type == e1000_phy_m88) {
1301 /* Auto-MDI/MDIX Off */
1302 e1000_write_phy_reg(&adapter->hw,
1303 M88E1000_PHY_SPEC_CTRL, 0x0808);
1304 /* reset to update Auto-MDI/MDIX */
1305 e1000_write_phy_reg(&adapter->hw, PHY_CTRL, 0x9140);
1306 /* autoneg off */
1307 e1000_write_phy_reg(&adapter->hw, PHY_CTRL, 0x8140);
1308 } else if (adapter->hw.phy_type == e1000_phy_gg82563)
1309 e1000_write_phy_reg(&adapter->hw,
1310 GG82563_PHY_KMRN_MODE_CTRL,
1311 0x1CC);
1312
1313 ctrl_reg = E1000_READ_REG(&adapter->hw, CTRL);
1314
1315 if (adapter->hw.phy_type == e1000_phy_ife) {
1316 /* force 100, set loopback */
1317 e1000_write_phy_reg(&adapter->hw, PHY_CTRL, 0x6100);
1318
1319 /* Now set up the MAC to the same speed/duplex as the PHY. */
1320 ctrl_reg &= ~E1000_CTRL_SPD_SEL; /* Clear the speed sel bits */
1321 ctrl_reg |= (E1000_CTRL_FRCSPD | /* Set the Force Speed Bit */
1322 E1000_CTRL_FRCDPX | /* Set the Force Duplex Bit */
1323 E1000_CTRL_SPD_100 |/* Force Speed to 100 */
1324 E1000_CTRL_FD); /* Force Duplex to FULL */
1325 } else {
1326 /* force 1000, set loopback */
1327 e1000_write_phy_reg(&adapter->hw, PHY_CTRL, 0x4140);
1328
1329 /* Now set up the MAC to the same speed/duplex as the PHY. */
1330 ctrl_reg = E1000_READ_REG(&adapter->hw, CTRL);
1331 ctrl_reg &= ~E1000_CTRL_SPD_SEL; /* Clear the speed sel bits */
1332 ctrl_reg |= (E1000_CTRL_FRCSPD | /* Set the Force Speed Bit */
1333 E1000_CTRL_FRCDPX | /* Set the Force Duplex Bit */
1334 E1000_CTRL_SPD_1000 |/* Force Speed to 1000 */
1335 E1000_CTRL_FD); /* Force Duplex to FULL */
1336 }
1337
1338 if (adapter->hw.media_type == e1000_media_type_copper &&
1339 adapter->hw.phy_type == e1000_phy_m88)
1340 ctrl_reg |= E1000_CTRL_ILOS; /* Invert Loss of Signal */
1341 else {
1342 /* Set the ILOS bit on the fiber Nic is half
1343 * duplex link is detected. */
1344 stat_reg = E1000_READ_REG(&adapter->hw, STATUS);
1345 if ((stat_reg & E1000_STATUS_FD) == 0)
1346 ctrl_reg |= (E1000_CTRL_ILOS | E1000_CTRL_SLU);
1347 }
1348
1349 E1000_WRITE_REG(&adapter->hw, CTRL, ctrl_reg);
1350
1351 /* Disable the receiver on the PHY so when a cable is plugged in, the
1352 * PHY does not begin to autoneg when a cable is reconnected to the NIC.
1353 */
1354 if (adapter->hw.phy_type == e1000_phy_m88)
1355 e1000_phy_disable_receiver(adapter);
1356
1357 udelay(500);
1358
1359 return 0;
1360 }
1361
1362 static int
1363 e1000_set_phy_loopback(struct e1000_adapter *adapter)
1364 {
1365 uint16_t phy_reg = 0;
1366 uint16_t count = 0;
1367
1368 switch (adapter->hw.mac_type) {
1369 case e1000_82543:
1370 if (adapter->hw.media_type == e1000_media_type_copper) {
1371 /* Attempt to setup Loopback mode on Non-integrated PHY.
1372 * Some PHY registers get corrupted at random, so
1373 * attempt this 10 times.
1374 */
1375 while (e1000_nonintegrated_phy_loopback(adapter) &&
1376 count++ < 10);
1377 if (count < 11)
1378 return 0;
1379 }
1380 break;
1381
1382 case e1000_82544:
1383 case e1000_82540:
1384 case e1000_82545:
1385 case e1000_82545_rev_3:
1386 case e1000_82546:
1387 case e1000_82546_rev_3:
1388 case e1000_82541:
1389 case e1000_82541_rev_2:
1390 case e1000_82547:
1391 case e1000_82547_rev_2:
1392 case e1000_82571:
1393 case e1000_82572:
1394 case e1000_82573:
1395 case e1000_80003es2lan:
1396 case e1000_ich8lan:
1397 return e1000_integrated_phy_loopback(adapter);
1398 break;
1399
1400 default:
1401 /* Default PHY loopback work is to read the MII
1402 * control register and assert bit 14 (loopback mode).
1403 */
1404 e1000_read_phy_reg(&adapter->hw, PHY_CTRL, &phy_reg);
1405 phy_reg |= MII_CR_LOOPBACK;
1406 e1000_write_phy_reg(&adapter->hw, PHY_CTRL, phy_reg);
1407 return 0;
1408 break;
1409 }
1410
1411 return 8;
1412 }
1413
1414 static int
1415 e1000_setup_loopback_test(struct e1000_adapter *adapter)
1416 {
1417 struct e1000_hw *hw = &adapter->hw;
1418 uint32_t rctl;
1419
1420 if (hw->media_type == e1000_media_type_fiber ||
1421 hw->media_type == e1000_media_type_internal_serdes) {
1422 switch (hw->mac_type) {
1423 case e1000_82545:
1424 case e1000_82546:
1425 case e1000_82545_rev_3:
1426 case e1000_82546_rev_3:
1427 return e1000_set_phy_loopback(adapter);
1428 break;
1429 case e1000_82571:
1430 case e1000_82572:
1431 #define E1000_SERDES_LB_ON 0x410
1432 e1000_set_phy_loopback(adapter);
1433 E1000_WRITE_REG(hw, SCTL, E1000_SERDES_LB_ON);
1434 msleep(10);
1435 return 0;
1436 break;
1437 default:
1438 rctl = E1000_READ_REG(hw, RCTL);
1439 rctl |= E1000_RCTL_LBM_TCVR;
1440 E1000_WRITE_REG(hw, RCTL, rctl);
1441 return 0;
1442 }
1443 } else if (hw->media_type == e1000_media_type_copper)
1444 return e1000_set_phy_loopback(adapter);
1445
1446 return 7;
1447 }
1448
1449 static void
1450 e1000_loopback_cleanup(struct e1000_adapter *adapter)
1451 {
1452 struct e1000_hw *hw = &adapter->hw;
1453 uint32_t rctl;
1454 uint16_t phy_reg;
1455
1456 rctl = E1000_READ_REG(hw, RCTL);
1457 rctl &= ~(E1000_RCTL_LBM_TCVR | E1000_RCTL_LBM_MAC);
1458 E1000_WRITE_REG(hw, RCTL, rctl);
1459
1460 switch (hw->mac_type) {
1461 case e1000_82571:
1462 case e1000_82572:
1463 if (hw->media_type == e1000_media_type_fiber ||
1464 hw->media_type == e1000_media_type_internal_serdes) {
1465 #define E1000_SERDES_LB_OFF 0x400
1466 E1000_WRITE_REG(hw, SCTL, E1000_SERDES_LB_OFF);
1467 msleep(10);
1468 break;
1469 }
1470 /* Fall Through */
1471 case e1000_82545:
1472 case e1000_82546:
1473 case e1000_82545_rev_3:
1474 case e1000_82546_rev_3:
1475 default:
1476 hw->autoneg = TRUE;
1477 if (hw->phy_type == e1000_phy_gg82563)
1478 e1000_write_phy_reg(hw,
1479 GG82563_PHY_KMRN_MODE_CTRL,
1480 0x180);
1481 e1000_read_phy_reg(hw, PHY_CTRL, &phy_reg);
1482 if (phy_reg & MII_CR_LOOPBACK) {
1483 phy_reg &= ~MII_CR_LOOPBACK;
1484 e1000_write_phy_reg(hw, PHY_CTRL, phy_reg);
1485 e1000_phy_reset(hw);
1486 }
1487 break;
1488 }
1489 }
1490
1491 static void
1492 e1000_create_lbtest_frame(struct sk_buff *skb, unsigned int frame_size)
1493 {
1494 memset(skb->data, 0xFF, frame_size);
1495 frame_size &= ~1;
1496 memset(&skb->data[frame_size / 2], 0xAA, frame_size / 2 - 1);
1497 memset(&skb->data[frame_size / 2 + 10], 0xBE, 1);
1498 memset(&skb->data[frame_size / 2 + 12], 0xAF, 1);
1499 }
1500
1501 static int
1502 e1000_check_lbtest_frame(struct sk_buff *skb, unsigned int frame_size)
1503 {
1504 frame_size &= ~1;
1505 if (*(skb->data + 3) == 0xFF) {
1506 if ((*(skb->data + frame_size / 2 + 10) == 0xBE) &&
1507 (*(skb->data + frame_size / 2 + 12) == 0xAF)) {
1508 return 0;
1509 }
1510 }
1511 return 13;
1512 }
1513
1514 static int
1515 e1000_run_loopback_test(struct e1000_adapter *adapter)
1516 {
1517 struct e1000_tx_ring *txdr = &adapter->test_tx_ring;
1518 struct e1000_rx_ring *rxdr = &adapter->test_rx_ring;
1519 struct pci_dev *pdev = adapter->pdev;
1520 int i, j, k, l, lc, good_cnt, ret_val=0;
1521 unsigned long time;
1522
1523 E1000_WRITE_REG(&adapter->hw, RDT, rxdr->count - 1);
1524
1525 /* Calculate the loop count based on the largest descriptor ring
1526 * The idea is to wrap the largest ring a number of times using 64
1527 * send/receive pairs during each loop
1528 */
1529
1530 if (rxdr->count <= txdr->count)
1531 lc = ((txdr->count / 64) * 2) + 1;
1532 else
1533 lc = ((rxdr->count / 64) * 2) + 1;
1534
1535 k = l = 0;
1536 for (j = 0; j <= lc; j++) { /* loop count loop */
1537 for (i = 0; i < 64; i++) { /* send the packets */
1538 e1000_create_lbtest_frame(txdr->buffer_info[i].skb,
1539 1024);
1540 pci_dma_sync_single_for_device(pdev,
1541 txdr->buffer_info[k].dma,
1542 txdr->buffer_info[k].length,
1543 PCI_DMA_TODEVICE);
1544 if (unlikely(++k == txdr->count)) k = 0;
1545 }
1546 E1000_WRITE_REG(&adapter->hw, TDT, k);
1547 msleep(200);
1548 time = jiffies; /* set the start time for the receive */
1549 good_cnt = 0;
1550 do { /* receive the sent packets */
1551 pci_dma_sync_single_for_cpu(pdev,
1552 rxdr->buffer_info[l].dma,
1553 rxdr->buffer_info[l].length,
1554 PCI_DMA_FROMDEVICE);
1555
1556 ret_val = e1000_check_lbtest_frame(
1557 rxdr->buffer_info[l].skb,
1558 1024);
1559 if (!ret_val)
1560 good_cnt++;
1561 if (unlikely(++l == rxdr->count)) l = 0;
1562 /* time + 20 msecs (200 msecs on 2.4) is more than
1563 * enough time to complete the receives, if it's
1564 * exceeded, break and error off
1565 */
1566 } while (good_cnt < 64 && jiffies < (time + 20));
1567 if (good_cnt != 64) {
1568 ret_val = 13; /* ret_val is the same as mis-compare */
1569 break;
1570 }
1571 if (jiffies >= (time + 2)) {
1572 ret_val = 14; /* error code for time out error */
1573 break;
1574 }
1575 } /* end loop count loop */
1576 return ret_val;
1577 }
1578
1579 static int
1580 e1000_loopback_test(struct e1000_adapter *adapter, uint64_t *data)
1581 {
1582 /* PHY loopback cannot be performed if SoL/IDER
1583 * sessions are active */
1584 if (e1000_check_phy_reset_block(&adapter->hw)) {
1585 DPRINTK(DRV, ERR, "Cannot do PHY loopback test "
1586 "when SoL/IDER is active.\n");
1587 *data = 0;
1588 goto out;
1589 }
1590
1591 if ((*data = e1000_setup_desc_rings(adapter)))
1592 goto out;
1593 if ((*data = e1000_setup_loopback_test(adapter)))
1594 goto err_loopback;
1595 *data = e1000_run_loopback_test(adapter);
1596 e1000_loopback_cleanup(adapter);
1597
1598 err_loopback:
1599 e1000_free_desc_rings(adapter);
1600 out:
1601 return *data;
1602 }
1603
1604 static int
1605 e1000_link_test(struct e1000_adapter *adapter, uint64_t *data)
1606 {
1607 *data = 0;
1608 if (adapter->hw.media_type == e1000_media_type_internal_serdes) {
1609 int i = 0;
1610 adapter->hw.serdes_link_down = TRUE;
1611
1612 /* On some blade server designs, link establishment
1613 * could take as long as 2-3 minutes */
1614 do {
1615 e1000_check_for_link(&adapter->hw);
1616 if (adapter->hw.serdes_link_down == FALSE)
1617 return *data;
1618 msleep(20);
1619 } while (i++ < 3750);
1620
1621 *data = 1;
1622 } else {
1623 e1000_check_for_link(&adapter->hw);
1624 if (adapter->hw.autoneg) /* if auto_neg is set wait for it */
1625 msleep(4000);
1626
1627 if (!(E1000_READ_REG(&adapter->hw, STATUS) & E1000_STATUS_LU)) {
1628 *data = 1;
1629 }
1630 }
1631 return *data;
1632 }
1633
1634 static int
1635 e1000_get_sset_count(struct net_device *netdev, int sset)
1636 {
1637 switch (sset) {
1638 case ETH_SS_TEST:
1639 return E1000_TEST_LEN;
1640 case ETH_SS_STATS:
1641 return E1000_STATS_LEN;
1642 default:
1643 return -EOPNOTSUPP;
1644 }
1645 }
1646
1647 static void
1648 e1000_diag_test(struct net_device *netdev,
1649 struct ethtool_test *eth_test, uint64_t *data)
1650 {
1651 struct e1000_adapter *adapter = netdev_priv(netdev);
1652 boolean_t if_running = netif_running(netdev);
1653
1654 set_bit(__E1000_TESTING, &adapter->flags);
1655 if (eth_test->flags == ETH_TEST_FL_OFFLINE) {
1656 /* Offline tests */
1657
1658 /* save speed, duplex, autoneg settings */
1659 uint16_t autoneg_advertised = adapter->hw.autoneg_advertised;
1660 uint8_t forced_speed_duplex = adapter->hw.forced_speed_duplex;
1661 uint8_t autoneg = adapter->hw.autoneg;
1662
1663 DPRINTK(HW, INFO, "offline testing starting\n");
1664
1665 /* Link test performed before hardware reset so autoneg doesn't
1666 * interfere with test result */
1667 if (e1000_link_test(adapter, &data[4]))
1668 eth_test->flags |= ETH_TEST_FL_FAILED;
1669
1670 if (if_running)
1671 /* indicate we're in test mode */
1672 dev_close(netdev);
1673 else
1674 e1000_reset(adapter);
1675
1676 if (e1000_reg_test(adapter, &data[0]))
1677 eth_test->flags |= ETH_TEST_FL_FAILED;
1678
1679 e1000_reset(adapter);
1680 if (e1000_eeprom_test(adapter, &data[1]))
1681 eth_test->flags |= ETH_TEST_FL_FAILED;
1682
1683 e1000_reset(adapter);
1684 if (e1000_intr_test(adapter, &data[2]))
1685 eth_test->flags |= ETH_TEST_FL_FAILED;
1686
1687 e1000_reset(adapter);
1688 /* make sure the phy is powered up */
1689 e1000_power_up_phy(adapter);
1690 if (e1000_loopback_test(adapter, &data[3]))
1691 eth_test->flags |= ETH_TEST_FL_FAILED;
1692
1693 /* restore speed, duplex, autoneg settings */
1694 adapter->hw.autoneg_advertised = autoneg_advertised;
1695 adapter->hw.forced_speed_duplex = forced_speed_duplex;
1696 adapter->hw.autoneg = autoneg;
1697
1698 e1000_reset(adapter);
1699 clear_bit(__E1000_TESTING, &adapter->flags);
1700 if (if_running)
1701 dev_open(netdev);
1702 } else {
1703 DPRINTK(HW, INFO, "online testing starting\n");
1704 /* Online tests */
1705 if (e1000_link_test(adapter, &data[4]))
1706 eth_test->flags |= ETH_TEST_FL_FAILED;
1707
1708 /* Online tests aren't run; pass by default */
1709 data[0] = 0;
1710 data[1] = 0;
1711 data[2] = 0;
1712 data[3] = 0;
1713
1714 clear_bit(__E1000_TESTING, &adapter->flags);
1715 }
1716 msleep_interruptible(4 * 1000);
1717 }
1718
1719 static int e1000_wol_exclusion(struct e1000_adapter *adapter, struct ethtool_wolinfo *wol)
1720 {
1721 struct e1000_hw *hw = &adapter->hw;
1722 int retval = 1; /* fail by default */
1723
1724 switch (hw->device_id) {
1725 case E1000_DEV_ID_82542:
1726 case E1000_DEV_ID_82543GC_FIBER:
1727 case E1000_DEV_ID_82543GC_COPPER:
1728 case E1000_DEV_ID_82544EI_FIBER:
1729 case E1000_DEV_ID_82546EB_QUAD_COPPER:
1730 case E1000_DEV_ID_82545EM_FIBER:
1731 case E1000_DEV_ID_82545EM_COPPER:
1732 case E1000_DEV_ID_82546GB_QUAD_COPPER:
1733 case E1000_DEV_ID_82546GB_PCIE:
1734 case E1000_DEV_ID_82571EB_SERDES_QUAD:
1735 /* these don't support WoL at all */
1736 wol->supported = 0;
1737 break;
1738 case E1000_DEV_ID_82546EB_FIBER:
1739 case E1000_DEV_ID_82546GB_FIBER:
1740 case E1000_DEV_ID_82571EB_FIBER:
1741 case E1000_DEV_ID_82571EB_SERDES:
1742 case E1000_DEV_ID_82571EB_COPPER:
1743 /* Wake events not supported on port B */
1744 if (E1000_READ_REG(hw, STATUS) & E1000_STATUS_FUNC_1) {
1745 wol->supported = 0;
1746 break;
1747 }
1748 /* return success for non excluded adapter ports */
1749 retval = 0;
1750 break;
1751 case E1000_DEV_ID_82571EB_QUAD_COPPER:
1752 case E1000_DEV_ID_82571EB_QUAD_FIBER:
1753 case E1000_DEV_ID_82571EB_QUAD_COPPER_LOWPROFILE:
1754 case E1000_DEV_ID_82571PT_QUAD_COPPER:
1755 case E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3:
1756 /* quad port adapters only support WoL on port A */
1757 if (!adapter->quad_port_a) {
1758 wol->supported = 0;
1759 break;
1760 }
1761 /* return success for non excluded adapter ports */
1762 retval = 0;
1763 break;
1764 default:
1765 /* dual port cards only support WoL on port A from now on
1766 * unless it was enabled in the eeprom for port B
1767 * so exclude FUNC_1 ports from having WoL enabled */
1768 if (E1000_READ_REG(hw, STATUS) & E1000_STATUS_FUNC_1 &&
1769 !adapter->eeprom_wol) {
1770 wol->supported = 0;
1771 break;
1772 }
1773
1774 retval = 0;
1775 }
1776
1777 return retval;
1778 }
1779
1780 static void
1781 e1000_get_wol(struct net_device *netdev, struct ethtool_wolinfo *wol)
1782 {
1783 struct e1000_adapter *adapter = netdev_priv(netdev);
1784
1785 wol->supported = WAKE_UCAST | WAKE_MCAST |
1786 WAKE_BCAST | WAKE_MAGIC;
1787 wol->wolopts = 0;
1788
1789 /* this function will set ->supported = 0 and return 1 if wol is not
1790 * supported by this hardware */
1791 if (e1000_wol_exclusion(adapter, wol))
1792 return;
1793
1794 /* apply any specific unsupported masks here */
1795 switch (adapter->hw.device_id) {
1796 case E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3:
1797 /* KSP3 does not suppport UCAST wake-ups */
1798 wol->supported &= ~WAKE_UCAST;
1799
1800 if (adapter->wol & E1000_WUFC_EX)
1801 DPRINTK(DRV, ERR, "Interface does not support "
1802 "directed (unicast) frame wake-up packets\n");
1803 break;
1804 default:
1805 break;
1806 }
1807
1808 if (adapter->wol & E1000_WUFC_EX)
1809 wol->wolopts |= WAKE_UCAST;
1810 if (adapter->wol & E1000_WUFC_MC)
1811 wol->wolopts |= WAKE_MCAST;
1812 if (adapter->wol & E1000_WUFC_BC)
1813 wol->wolopts |= WAKE_BCAST;
1814 if (adapter->wol & E1000_WUFC_MAG)
1815 wol->wolopts |= WAKE_MAGIC;
1816
1817 return;
1818 }
1819
1820 static int
1821 e1000_set_wol(struct net_device *netdev, struct ethtool_wolinfo *wol)
1822 {
1823 struct e1000_adapter *adapter = netdev_priv(netdev);
1824 struct e1000_hw *hw = &adapter->hw;
1825
1826 if (wol->wolopts & (WAKE_PHY | WAKE_ARP | WAKE_MAGICSECURE))
1827 return -EOPNOTSUPP;
1828
1829 if (e1000_wol_exclusion(adapter, wol))
1830 return wol->wolopts ? -EOPNOTSUPP : 0;
1831
1832 switch (hw->device_id) {
1833 case E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3:
1834 if (wol->wolopts & WAKE_UCAST) {
1835 DPRINTK(DRV, ERR, "Interface does not support "
1836 "directed (unicast) frame wake-up packets\n");
1837 return -EOPNOTSUPP;
1838 }
1839 break;
1840 default:
1841 break;
1842 }
1843
1844 /* these settings will always override what we currently have */
1845 adapter->wol = 0;
1846
1847 if (wol->wolopts & WAKE_UCAST)
1848 adapter->wol |= E1000_WUFC_EX;
1849 if (wol->wolopts & WAKE_MCAST)
1850 adapter->wol |= E1000_WUFC_MC;
1851 if (wol->wolopts & WAKE_BCAST)
1852 adapter->wol |= E1000_WUFC_BC;
1853 if (wol->wolopts & WAKE_MAGIC)
1854 adapter->wol |= E1000_WUFC_MAG;
1855
1856 return 0;
1857 }
1858
1859 /* toggle LED 4 times per second = 2 "blinks" per second */
1860 #define E1000_ID_INTERVAL (HZ/4)
1861
1862 /* bit defines for adapter->led_status */
1863 #define E1000_LED_ON 0
1864
1865 static void
1866 e1000_led_blink_callback(unsigned long data)
1867 {
1868 struct e1000_adapter *adapter = (struct e1000_adapter *) data;
1869
1870 if (test_and_change_bit(E1000_LED_ON, &adapter->led_status))
1871 e1000_led_off(&adapter->hw);
1872 else
1873 e1000_led_on(&adapter->hw);
1874
1875 mod_timer(&adapter->blink_timer, jiffies + E1000_ID_INTERVAL);
1876 }
1877
1878 static int
1879 e1000_phys_id(struct net_device *netdev, uint32_t data)
1880 {
1881 struct e1000_adapter *adapter = netdev_priv(netdev);
1882
1883 if (!data)
1884 data = INT_MAX;
1885
1886 if (adapter->hw.mac_type < e1000_82571) {
1887 if (!adapter->blink_timer.function) {
1888 init_timer(&adapter->blink_timer);
1889 adapter->blink_timer.function = e1000_led_blink_callback;
1890 adapter->blink_timer.data = (unsigned long) adapter;
1891 }
1892 e1000_setup_led(&adapter->hw);
1893 mod_timer(&adapter->blink_timer, jiffies);
1894 msleep_interruptible(data * 1000);
1895 del_timer_sync(&adapter->blink_timer);
1896 } else if (adapter->hw.phy_type == e1000_phy_ife) {
1897 if (!adapter->blink_timer.function) {
1898 init_timer(&adapter->blink_timer);
1899 adapter->blink_timer.function = e1000_led_blink_callback;
1900 adapter->blink_timer.data = (unsigned long) adapter;
1901 }
1902 mod_timer(&adapter->blink_timer, jiffies);
1903 msleep_interruptible(data * 1000);
1904 del_timer_sync(&adapter->blink_timer);
1905 e1000_write_phy_reg(&(adapter->hw), IFE_PHY_SPECIAL_CONTROL_LED, 0);
1906 } else {
1907 e1000_blink_led_start(&adapter->hw);
1908 msleep_interruptible(data * 1000);
1909 }
1910
1911 e1000_led_off(&adapter->hw);
1912 clear_bit(E1000_LED_ON, &adapter->led_status);
1913 e1000_cleanup_led(&adapter->hw);
1914
1915 return 0;
1916 }
1917
1918 static int
1919 e1000_nway_reset(struct net_device *netdev)
1920 {
1921 struct e1000_adapter *adapter = netdev_priv(netdev);
1922 if (netif_running(netdev))
1923 e1000_reinit_locked(adapter);
1924 return 0;
1925 }
1926
1927 static void
1928 e1000_get_ethtool_stats(struct net_device *netdev,
1929 struct ethtool_stats *stats, uint64_t *data)
1930 {
1931 struct e1000_adapter *adapter = netdev_priv(netdev);
1932 int i;
1933
1934 e1000_update_stats(adapter);
1935 for (i = 0; i < E1000_GLOBAL_STATS_LEN; i++) {
1936 char *p = (char *)adapter+e1000_gstrings_stats[i].stat_offset;
1937 data[i] = (e1000_gstrings_stats[i].sizeof_stat ==
1938 sizeof(uint64_t)) ? *(uint64_t *)p : *(uint32_t *)p;
1939 }
1940 /* BUG_ON(i != E1000_STATS_LEN); */
1941 }
1942
1943 static void
1944 e1000_get_strings(struct net_device *netdev, uint32_t stringset, uint8_t *data)
1945 {
1946 uint8_t *p = data;
1947 int i;
1948
1949 switch (stringset) {
1950 case ETH_SS_TEST:
1951 memcpy(data, *e1000_gstrings_test,
1952 sizeof(e1000_gstrings_test));
1953 break;
1954 case ETH_SS_STATS:
1955 for (i = 0; i < E1000_GLOBAL_STATS_LEN; i++) {
1956 memcpy(p, e1000_gstrings_stats[i].stat_string,
1957 ETH_GSTRING_LEN);
1958 p += ETH_GSTRING_LEN;
1959 }
1960 /* BUG_ON(p - data != E1000_STATS_LEN * ETH_GSTRING_LEN); */
1961 break;
1962 }
1963 }
1964
1965 static const struct ethtool_ops e1000_ethtool_ops = {
1966 .get_settings = e1000_get_settings,
1967 .set_settings = e1000_set_settings,
1968 .get_drvinfo = e1000_get_drvinfo,
1969 .get_regs_len = e1000_get_regs_len,
1970 .get_regs = e1000_get_regs,
1971 .get_wol = e1000_get_wol,
1972 .set_wol = e1000_set_wol,
1973 .get_msglevel = e1000_get_msglevel,
1974 .set_msglevel = e1000_set_msglevel,
1975 .nway_reset = e1000_nway_reset,
1976 .get_link = ethtool_op_get_link,
1977 .get_eeprom_len = e1000_get_eeprom_len,
1978 .get_eeprom = e1000_get_eeprom,
1979 .set_eeprom = e1000_set_eeprom,
1980 .get_ringparam = e1000_get_ringparam,
1981 .set_ringparam = e1000_set_ringparam,
1982 .get_pauseparam = e1000_get_pauseparam,
1983 .set_pauseparam = e1000_set_pauseparam,
1984 .get_rx_csum = e1000_get_rx_csum,
1985 .set_rx_csum = e1000_set_rx_csum,
1986 .get_tx_csum = e1000_get_tx_csum,
1987 .set_tx_csum = e1000_set_tx_csum,
1988 .set_sg = ethtool_op_set_sg,
1989 .set_tso = e1000_set_tso,
1990 .self_test = e1000_diag_test,
1991 .get_strings = e1000_get_strings,
1992 .phys_id = e1000_phys_id,
1993 .get_ethtool_stats = e1000_get_ethtool_stats,
1994 .get_sset_count = e1000_get_sset_count,
1995 };
1996
1997 void e1000_set_ethtool_ops(struct net_device *netdev)
1998 {
1999 SET_ETHTOOL_OPS(netdev, &e1000_ethtool_ops);
2000 }
mah project overlay