hw/i386.reference/AND.htm

   1 <!DOCTYPE HTML PUBLIC "-//IETF//DTD HTML 2.0//EN">
   2 <HTML>
   3 <HEAD>
   4 <TITLE>80386 Programmer's Reference Manual -- Opcode AND</TITLE>
   5 </HEAD>
   6 <BODY>
   7 <B>up:</B> <A HREF="c17.htm">
   8 Chapter 17 -- 80386 Instruction Set</A><BR>
   9 <B>prev:</B><A HREF="ADD.htm"> ADD Add</A><BR>
  10 <B>next:</B><A HREF="ARPL.htm"> ARPL Adjust RPL Field of Selector</A>
  11 <P>
  12 <HR>
  13 <P>
  14 <H1>AND -- Logical AND</H1>
  15 <PRE>
  16 Opcode    Instruction          Clocks    Description
  17
  18 24 ib     AND AL,imm8          2         AND immediate byte to AL
  19 25 iw     AND AX,imm16         2         AND immediate word to AX
  20 25 id     AND EAX,imm32        2         AND immediate dword to EAX
  21 80 /4 ib  AND r/m8,imm8        2/7       AND immediate byte to r/m byte
  22 81 /4 iw  AND r/m16,imm16      2/7       AND immediate word to r/m word
  23 81 /4 id  AND r/m32,imm32      2/7       AND immediate dword to r/m dword
  24 83 /4 ib  AND r/m16,imm8       2/7       AND sign-extended immediate byte
  25                                          with r/m word
  26 83 /4 ib  AND r/m32,imm8       2/7       AND sign-extended immediate byte
  27                                          with r/m dword
  28 20 /r     AND r/m8,r8          2/7       AND byte register to r/m byte
  29 21 /r     AND r/m16,r16        2/7       AND word register to r/m word
  30 21 /r     AND r/m32,r32        2/7       AND dword register to r/m dword
  31 22 /r     AND r8,r/m8          2/6       AND r/m byte to byte register
  32 23 /r     AND r16,r/m16        2/6       AND r/m word to word register
  33 23 /r     AND r32,r/m32        2/6       AND r/m dword to dword register
  34 </PRE>
  35
  36 <H2>Operation</H2>
  37
  38 <PRE>
  39 DEST := DEST AND SRC;
  40 CF := 0;
  41 OF := 0;
  42 </PRE>
  43
  44 <H2>Description</H2>
  45
  46 Each bit of the result of the AND instruction is a 1 if both corresponding
  47 bits of the operands are 1; otherwise, it becomes a 0.
  48
  49 <H2>Flags Affected</H2>
  50
  51 CF := 0, OF := 0; PF, SF, and ZF as described in <A HREF="appc.htm">Appendix C</A>
  52
  53 <H2>Protected Mode Exceptions</H2>
  54
  55 #GP(0) if the result is in a nonwritable segment; #GP(0) for an illegal
  56 memory operand effective address in the CS, DS, ES, FS, or GS segments;
  57 #SS(0) for an illegal address in the SS segment; #PF(fault-code) for a page
  58 fault
  59
  60 <H2>Real Address Mode Exceptions</H2>
  61
  62 Interrupt 13 if any part of the operand would lie outside of the effective
  63 address space from 0 to 0FFFFH
  64
  65 <H2>Virtual 8086 Mode Exceptions</H2>
  66
  67 Same exceptions as in Real Address Mode; #PF(fault-code) for a page fault
  68
  69
  70 <P>
  71 <HR>
  72 <P>
  73 <B>up:</B> <A HREF="c17.htm">
  74 Chapter 17 -- 80386 Instruction Set</A><BR>
  75 <B>prev:</B><A HREF="ADD.htm"> ADD Add</A><BR>
  76 <B>next:</B><A HREF="ARPL.htm"> ARPL Adjust RPL Field of Selector</A>
  77 </BODY>