include/asm-blackfin/mach-bf537/bfin_serial_5xx.h

   1 /*
   2  * file:         include/asm-blackfin/mach-bf537/bfin_serial_5xx.h
   3  * based on:
   4  * author:
   5  *
   6  * created:
   7  * description:
   8  *      blackfin serial driver header files
   9  * rev:
  10  *
  11  * modified:
  12  *
  13  *
  14  * bugs:         enter bugs at http://blackfin.uclinux.org/
  15  *
  16  * this program is free software; you can redistribute it and/or modify
  17  * it under the terms of the gnu general public license as published by
  18  * the free software foundation; either version 2, or (at your option)
  19  * any later version.
  20  *
  21  * this program is distributed in the hope that it will be useful,
  22  * but without any warranty; without even the implied warranty of
  23  * merchantability or fitness for a particular purpose.  see the
  24  * gnu general public license for more details.
  25  *
  26  * you should have received a copy of the gnu general public license
  27  * along with this program; see the file copying.
  28  * if not, write to the free software foundation,
  29  * 59 temple place - suite 330, boston, ma 02111-1307, usa.
  30  */
  31
  32 #include <linux/serial.h>
  33 #include <asm/dma.h>
  34 #include <asm/portmux.h>
  35
  36 #define UART_GET_CHAR(uart)     bfin_read16(((uart)->port.membase + OFFSET_RBR))
  37 #define UART_GET_DLL(uart)      bfin_read16(((uart)->port.membase + OFFSET_DLL))
  38 #define UART_GET_IER(uart)      bfin_read16(((uart)->port.membase + OFFSET_IER))
  39 #define UART_GET_DLH(uart)      bfin_read16(((uart)->port.membase + OFFSET_DLH))
  40 #define UART_GET_IIR(uart)      bfin_read16(((uart)->port.membase + OFFSET_IIR))
  41 #define UART_GET_LCR(uart)      bfin_read16(((uart)->port.membase + OFFSET_LCR))
  42 #define UART_GET_GCTL(uart)     bfin_read16(((uart)->port.membase + OFFSET_GCTL))
  43
  44 #define UART_PUT_CHAR(uart,v)   bfin_write16(((uart)->port.membase + OFFSET_THR),v)
  45 #define UART_PUT_DLL(uart,v)    bfin_write16(((uart)->port.membase + OFFSET_DLL),v)
  46 #define UART_PUT_IER(uart,v)    bfin_write16(((uart)->port.membase + OFFSET_IER),v)
  47 #define UART_SET_IER(uart,v)    UART_PUT_IER(uart, UART_GET_IER(uart) | (v))
  48 #define UART_CLEAR_IER(uart,v)  UART_PUT_IER(uart, UART_GET_IER(uart) & ~(v))
  49 #define UART_PUT_DLH(uart,v)    bfin_write16(((uart)->port.membase + OFFSET_DLH),v)
  50 #define UART_PUT_LCR(uart,v)    bfin_write16(((uart)->port.membase + OFFSET_LCR),v)
  51 #define UART_PUT_GCTL(uart,v)   bfin_write16(((uart)->port.membase + OFFSET_GCTL),v)
  52
  53 #define UART_SET_DLAB(uart)     do { UART_PUT_LCR(uart, UART_GET_LCR(uart) | DLAB); SSYNC(); } while (0)
  54 #define UART_CLEAR_DLAB(uart)   do { UART_PUT_LCR(uart, UART_GET_LCR(uart) & ~DLAB); SSYNC(); } while (0)
  55
  56 #define UART_GET_CTS(x) gpio_get_value(x->cts_pin)
  57 #define UART_SET_RTS(x) gpio_set_value(x->rts_pin, 1)
  58 #define UART_CLEAR_RTS(x) gpio_set_value(x->rts_pin, 0)
  59 #define UART_ENABLE_INTS(x, v) UART_PUT_IER(x, v)
  60 #define UART_DISABLE_INTS(x) UART_PUT_IER(x, 0)
  61
  62 #if defined(CONFIG_BFIN_UART0_CTSRTS) || defined(CONFIG_BFIN_UART1_CTSRTS)
  63 # define CONFIG_SERIAL_BFIN_CTSRTS
  64
  65 # ifndef CONFIG_UART0_CTS_PIN
  66 #  define CONFIG_UART0_CTS_PIN -1
  67 # endif
  68
  69 # ifndef CONFIG_UART0_RTS_PIN
  70 #  define CONFIG_UART0_RTS_PIN -1
  71 # endif
  72
  73 # ifndef CONFIG_UART1_CTS_PIN
  74 #  define CONFIG_UART1_CTS_PIN -1
  75 # endif
  76
  77 # ifndef CONFIG_UART1_RTS_PIN
  78 #  define CONFIG_UART1_RTS_PIN -1
  79 # endif
  80 #endif
  81 /*
  82  * The pin configuration is different from schematic
  83  */
  84 struct bfin_serial_port {
  85         struct uart_port        port;
  86         unsigned int            old_status;
  87         unsigned int lsr;
  88 #ifdef CONFIG_SERIAL_BFIN_DMA
  89         int                     tx_done;
  90         int                     tx_count;
  91         struct circ_buf         rx_dma_buf;
  92         struct timer_list       rx_dma_timer;
  93         int                     rx_dma_nrows;
  94         unsigned int            tx_dma_channel;
  95         unsigned int            rx_dma_channel;
  96         struct work_struct      tx_dma_workqueue;
  97 #endif
  98 #ifdef CONFIG_SERIAL_BFIN_CTSRTS
  99         struct timer_list       cts_timer;
 100         int             cts_pin;
 101         int             rts_pin;
 102 #endif
 103 };
 104
 105 /* The hardware clears the LSR bits upon read, so we need to cache
 106  * some of the more fun bits in software so they don't get lost
 107  * when checking the LSR in other code paths (TX).
 108  */
 109 static inline unsigned int UART_GET_LSR(struct bfin_serial_port *uart)
 110 {
 111         unsigned int lsr = bfin_read16(uart->port.membase + OFFSET_LSR);
 112         uart->lsr |= (lsr & (BI|FE|PE|OE));
 113         return lsr | uart->lsr;
 114 }
 115
 116 static inline void UART_CLEAR_LSR(struct bfin_serial_port *uart)
 117 {
 118         uart->lsr = 0;
 119         bfin_write16(uart->port.membase + OFFSET_LSR, -1);
 120 }
 121
 122 struct bfin_serial_port bfin_serial_ports[BFIN_UART_NR_PORTS];
 123 struct bfin_serial_res {
 124         unsigned long   uart_base_addr;
 125         int             uart_irq;
 126 #ifdef CONFIG_SERIAL_BFIN_DMA
 127         unsigned int    uart_tx_dma_channel;
 128         unsigned int    uart_rx_dma_channel;
 129 #endif
 130 #ifdef CONFIG_SERIAL_BFIN_CTSRTS
 131         int     uart_cts_pin;
 132         int     uart_rts_pin;
 133 #endif
 134 };
 135
 136 struct bfin_serial_res bfin_serial_resource[] = {
 137 #ifdef CONFIG_SERIAL_BFIN_UART0
 138         {
 139         0xFFC00400,
 140         IRQ_UART0_RX,
 141 #ifdef CONFIG_SERIAL_BFIN_DMA
 142         CH_UART0_TX,
 143         CH_UART0_RX,
 144 #endif
 145 #ifdef CONFIG_BFIN_UART0_CTSRTS
 146         CONFIG_UART0_CTS_PIN,
 147         CONFIG_UART0_RTS_PIN,
 148 #endif
 149         },
 150 #endif
 151 #ifdef CONFIG_SERIAL_BFIN_UART1
 152         {
 153         0xFFC02000,
 154         IRQ_UART1_RX,
 155 #ifdef CONFIG_SERIAL_BFIN_DMA
 156         CH_UART1_TX,
 157         CH_UART1_RX,
 158 #endif
 159 #ifdef CONFIG_BFIN_UART1_CTSRTS
 160         CONFIG_UART1_CTS_PIN,
 161         CONFIG_UART1_RTS_PIN,
 162 #endif
 163         },
 164 #endif
 165 };
 166
 167 int nr_ports = ARRAY_SIZE(bfin_serial_resource);
 168
 169 #define DRIVER_NAME "bfin-uart"
 170
 171 static void bfin_serial_hw_init(struct bfin_serial_port *uart)
 172 {
 173
 174 #ifdef CONFIG_SERIAL_BFIN_UART0
 175         peripheral_request(P_UART0_TX, DRIVER_NAME);
 176         peripheral_request(P_UART0_RX, DRIVER_NAME);
 177 #endif
 178
 179 #ifdef CONFIG_SERIAL_BFIN_UART1
 180         peripheral_request(P_UART1_TX, DRIVER_NAME);
 181         peripheral_request(P_UART1_RX, DRIVER_NAME);
 182 #endif
 183
 184 #ifdef CONFIG_SERIAL_BFIN_CTSRTS
 185         if (uart->cts_pin >= 0) {
 186                 gpio_request(uart->cts_pin, DRIVER_NAME);
 187                 gpio_direction_input(uart->cts_pin);
 188         }
 189
 190         if (uart->rts_pin >= 0) {
 191                 gpio_request(uart->rts_pin, DRIVER_NAME);
 192                 gpio_direction_output(uart->rts_pin, 0);
 193         }
 194 #endif
 195 }