?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Merge branch 'for-linus' of git://git390.osdl.marist.edu/pub/scm/linux-2.6
[linux-2.6/suspend2-2.6.18.git] / drivers / mmc / tifm_sd.c
blob0fdc55b08a6daa72cb60ccdd8fc981e0cc648f7b
1 /*
2 * tifm_sd.c - TI FlashMedia driver
3 *
4 * Copyright (C) 2006 Alex Dubov <oakad@yahoo.com>
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 *
10 */
11
12
13 #include <linux/tifm.h>
14 #include <linux/mmc/protocol.h>
15 #include <linux/mmc/host.h>
16 #include <linux/highmem.h>
17 #include <asm/io.h>
18
19 #define DRIVER_NAME "tifm_sd"
20 #define DRIVER_VERSION "0.6"
21
22 static int no_dma = 0;
23 static int fixed_timeout = 0;
24 module_param(no_dma, bool, 0644);
25 module_param(fixed_timeout, bool, 0644);
26
27 /* Constants here are mostly from OMAP5912 datasheet */
28 #define TIFM_MMCSD_RESET 0x0002
29 #define TIFM_MMCSD_CLKMASK 0x03ff
30 #define TIFM_MMCSD_POWER 0x0800
31 #define TIFM_MMCSD_4BBUS 0x8000
32 #define TIFM_MMCSD_RXDE 0x8000 /* rx dma enable */
33 #define TIFM_MMCSD_TXDE 0x0080 /* tx dma enable */
34 #define TIFM_MMCSD_BUFINT 0x0c00 /* set bits: AE, AF */
35 #define TIFM_MMCSD_DPE 0x0020 /* data timeout counted in kilocycles */
36 #define TIFM_MMCSD_INAB 0x0080 /* abort / initialize command */
37 #define TIFM_MMCSD_READ 0x8000
38
39 #define TIFM_MMCSD_DATAMASK 0x001d /* set bits: EOFB, BRS, CB, EOC */
40 #define TIFM_MMCSD_ERRMASK 0x41e0 /* set bits: CERR, CCRC, CTO, DCRC, DTO */
41 #define TIFM_MMCSD_EOC 0x0001 /* end of command phase */
42 #define TIFM_MMCSD_CB 0x0004 /* card enter busy state */
43 #define TIFM_MMCSD_BRS 0x0008 /* block received/sent */
44 #define TIFM_MMCSD_EOFB 0x0010 /* card exit busy state */
45 #define TIFM_MMCSD_DTO 0x0020 /* data time-out */
46 #define TIFM_MMCSD_DCRC 0x0040 /* data crc error */
47 #define TIFM_MMCSD_CTO 0x0080 /* command time-out */
48 #define TIFM_MMCSD_CCRC 0x0100 /* command crc error */
49 #define TIFM_MMCSD_AF 0x0400 /* fifo almost full */
50 #define TIFM_MMCSD_AE 0x0800 /* fifo almost empty */
51 #define TIFM_MMCSD_CERR 0x4000 /* card status error */
52
53 #define TIFM_MMCSD_FIFO_SIZE 0x0020
54
55 #define TIFM_MMCSD_RSP_R0 0x0000
56 #define TIFM_MMCSD_RSP_R1 0x0100
57 #define TIFM_MMCSD_RSP_R2 0x0200
58 #define TIFM_MMCSD_RSP_R3 0x0300
59 #define TIFM_MMCSD_RSP_R4 0x0400
60 #define TIFM_MMCSD_RSP_R5 0x0500
61 #define TIFM_MMCSD_RSP_R6 0x0600
62
63 #define TIFM_MMCSD_RSP_BUSY 0x0800
64
65 #define TIFM_MMCSD_CMD_BC 0x0000
66 #define TIFM_MMCSD_CMD_BCR 0x1000
67 #define TIFM_MMCSD_CMD_AC 0x2000
68 #define TIFM_MMCSD_CMD_ADTC 0x3000
69
70 typedef enum {
71 IDLE = 0,
72 CMD, /* main command ended */
73 BRS, /* block transfer finished */
74 SCMD, /* stop command ended */
75 CARD, /* card left busy state */
76 FIFO, /* FIFO operation completed (uncertain) */
77 READY
78 } card_state_t;
79
80 enum {
81 FIFO_RDY = 0x0001, /* hardware dependent value */
82 HOST_REG = 0x0002,
83 EJECT = 0x0004,
84 EJECT_DONE = 0x0008,
85 CARD_BUSY = 0x0010,
86 OPENDRAIN = 0x0040, /* hardware dependent value */
87 CARD_EVENT = 0x0100, /* hardware dependent value */
88 CARD_RO = 0x0200, /* hardware dependent value */
89 FIFO_EVENT = 0x10000 }; /* hardware dependent value */
90
91 struct tifm_sd {
92 struct tifm_dev *dev;
93
94 unsigned int flags;
95 card_state_t state;
96 unsigned int clk_freq;
97 unsigned int clk_div;
98 unsigned long timeout_jiffies; // software timeout - 2 sec
99
100 struct mmc_request *req;
101 struct work_struct cmd_handler;
102 struct work_struct abort_handler;
103 wait_queue_head_t can_eject;
104
105 size_t written_blocks;
106 char *buffer;
107 size_t buffer_size;
108 size_t buffer_pos;
109
110 };
111
112 static int tifm_sd_transfer_data(struct tifm_dev *sock, struct tifm_sd *host,
113 unsigned int host_status)
114 {
115 struct mmc_command *cmd = host->req->cmd;
116 unsigned int t_val = 0, cnt = 0;
117
118 if (host_status & TIFM_MMCSD_BRS) {
119 /* in non-dma rx mode BRS fires when fifo is still not empty */
120 if (host->buffer && (cmd->data->flags & MMC_DATA_READ)) {
121 while (host->buffer_size > host->buffer_pos) {
122 t_val = readl(sock->addr + SOCK_MMCSD_DATA);
123 host->buffer[host->buffer_pos++] = t_val & 0xff;
124 host->buffer[host->buffer_pos++] =
125 (t_val >> 8) & 0xff;
126 }
127 }
128 return 1;
129 } else if (host->buffer) {
130 if ((cmd->data->flags & MMC_DATA_READ) &&
131 (host_status & TIFM_MMCSD_AF)) {
132 for (cnt = 0; cnt < TIFM_MMCSD_FIFO_SIZE; cnt++) {
133 t_val = readl(sock->addr + SOCK_MMCSD_DATA);
134 if (host->buffer_size > host->buffer_pos) {
135 host->buffer[host->buffer_pos++] =
136 t_val & 0xff;
137 host->buffer[host->buffer_pos++] =
138 (t_val >> 8) & 0xff;
139 }
140 }
141 } else if ((cmd->data->flags & MMC_DATA_WRITE)
142 && (host_status & TIFM_MMCSD_AE)) {
143 for (cnt = 0; cnt < TIFM_MMCSD_FIFO_SIZE; cnt++) {
144 if (host->buffer_size > host->buffer_pos) {
145 t_val = host->buffer[host->buffer_pos++] & 0x00ff;
146 t_val |= ((host->buffer[host->buffer_pos++]) << 8)
147 & 0xff00;
148 writel(t_val,
149 sock->addr + SOCK_MMCSD_DATA);
150 }
151 }
152 }
153 }
154 return 0;
155 }
156
157 static unsigned int tifm_sd_op_flags(struct mmc_command *cmd)
158 {
159 unsigned int rc = 0;
160
161 switch (mmc_resp_type(cmd)) {
162 case MMC_RSP_NONE:
163 rc |= TIFM_MMCSD_RSP_R0;
164 break;
165 case MMC_RSP_R1B:
166 rc |= TIFM_MMCSD_RSP_BUSY; // deliberate fall-through
167 case MMC_RSP_R1:
168 rc |= TIFM_MMCSD_RSP_R1;
169 break;
170 case MMC_RSP_R2:
171 rc |= TIFM_MMCSD_RSP_R2;
172 break;
173 case MMC_RSP_R3:
174 rc |= TIFM_MMCSD_RSP_R3;
175 break;
176 case MMC_RSP_R6:
177 rc |= TIFM_MMCSD_RSP_R6;
178 break;
179 default:
180 BUG();
181 }
182
183 switch (mmc_cmd_type(cmd)) {
184 case MMC_CMD_BC:
185 rc |= TIFM_MMCSD_CMD_BC;
186 break;
187 case MMC_CMD_BCR:
188 rc |= TIFM_MMCSD_CMD_BCR;
189 break;
190 case MMC_CMD_AC:
191 rc |= TIFM_MMCSD_CMD_AC;
192 break;
193 case MMC_CMD_ADTC:
194 rc |= TIFM_MMCSD_CMD_ADTC;
195 break;
196 default:
197 BUG();
198 }
199 return rc;
200 }
201
202 static void tifm_sd_exec(struct tifm_sd *host, struct mmc_command *cmd)
203 {
204 struct tifm_dev *sock = host->dev;
205 unsigned int cmd_mask = tifm_sd_op_flags(cmd) |
206 (host->flags & OPENDRAIN);
207
208 if (cmd->data && (cmd->data->flags & MMC_DATA_READ))
209 cmd_mask |= TIFM_MMCSD_READ;
210
211 dev_dbg(&sock->dev, "executing opcode 0x%x, arg: 0x%x, mask: 0x%x\n",
212 cmd->opcode, cmd->arg, cmd_mask);
213
214 writel((cmd->arg >> 16) & 0xffff, sock->addr + SOCK_MMCSD_ARG_HIGH);
215 writel(cmd->arg & 0xffff, sock->addr + SOCK_MMCSD_ARG_LOW);
216 writel(cmd->opcode | cmd_mask, sock->addr + SOCK_MMCSD_COMMAND);
217 }
218
219 static void tifm_sd_fetch_resp(struct mmc_command *cmd, struct tifm_dev *sock)
220 {
221 cmd->resp[0] = (readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x1c) << 16)
222 | readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x18);
223 cmd->resp[1] = (readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x14) << 16)
224 | readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x10);
225 cmd->resp[2] = (readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x0c) << 16)
226 | readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x08);
227 cmd->resp[3] = (readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x04) << 16)
228 | readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x00);
229 }
230
231 static void tifm_sd_process_cmd(struct tifm_dev *sock, struct tifm_sd *host,
232 unsigned int host_status)
233 {
234 struct mmc_command *cmd = host->req->cmd;
235
236 change_state:
237 switch (host->state) {
238 case IDLE:
239 return;
240 case CMD:
241 if (host_status & TIFM_MMCSD_EOC) {
242 tifm_sd_fetch_resp(cmd, sock);
243 if (cmd->data) {
244 host->state = BRS;
245 } else
246 host->state = READY;
247 goto change_state;
248 }
249 break;
250 case BRS:
251 if (tifm_sd_transfer_data(sock, host, host_status)) {
252 if (!host->req->stop) {
253 if (cmd->data->flags & MMC_DATA_WRITE) {
254 host->state = CARD;
255 } else {
256 host->state =
257 host->buffer ? READY : FIFO;
258 }
259 goto change_state;
260 }
261 tifm_sd_exec(host, host->req->stop);
262 host->state = SCMD;
263 }
264 break;
265 case SCMD:
266 if (host_status & TIFM_MMCSD_EOC) {
267 tifm_sd_fetch_resp(host->req->stop, sock);
268 if (cmd->error) {
269 host->state = READY;
270 } else if (cmd->data->flags & MMC_DATA_WRITE) {
271 host->state = CARD;
272 } else {
273 host->state = host->buffer ? READY : FIFO;
274 }
275 goto change_state;
276 }
277 break;
278 case CARD:
279 if (!(host->flags & CARD_BUSY)
280 && (host->written_blocks == cmd->data->blocks)) {
281 host->state = host->buffer ? READY : FIFO;
282 goto change_state;
283 }
284 break;
285 case FIFO:
286 if (host->flags & FIFO_RDY) {
287 host->state = READY;
288 host->flags &= ~FIFO_RDY;
289 goto change_state;
290 }
291 break;
292 case READY:
293 queue_work(sock->wq, &host->cmd_handler);
294 return;
295 }
296
297 queue_delayed_work(sock->wq, &host->abort_handler,
298 host->timeout_jiffies);
299 }
300
301 /* Called from interrupt handler */
302 static unsigned int tifm_sd_signal_irq(struct tifm_dev *sock,
303 unsigned int sock_irq_status)
304 {
305 struct tifm_sd *host;
306 unsigned int host_status = 0, fifo_status = 0;
307 int error_code = 0;
308
309 spin_lock(&sock->lock);
310 host = mmc_priv((struct mmc_host*)tifm_get_drvdata(sock));
311 cancel_delayed_work(&host->abort_handler);
312
313 if (sock_irq_status & FIFO_EVENT) {
314 fifo_status = readl(sock->addr + SOCK_DMA_FIFO_STATUS);
315 writel(fifo_status, sock->addr + SOCK_DMA_FIFO_STATUS);
316
317 host->flags |= fifo_status & FIFO_RDY;
318 }
319
320 if (sock_irq_status & CARD_EVENT) {
321 host_status = readl(sock->addr + SOCK_MMCSD_STATUS);
322 writel(host_status, sock->addr + SOCK_MMCSD_STATUS);
323
324 if (!(host->flags & HOST_REG))
325 queue_work(sock->wq, &host->cmd_handler);
326 if (!host->req)
327 goto done;
328
329 if (host_status & TIFM_MMCSD_ERRMASK) {
330 if (host_status & TIFM_MMCSD_CERR)
331 error_code = MMC_ERR_FAILED;
332 else if (host_status &
333 (TIFM_MMCSD_CTO | TIFM_MMCSD_DTO))
334 error_code = MMC_ERR_TIMEOUT;
335 else if (host_status &
336 (TIFM_MMCSD_CCRC | TIFM_MMCSD_DCRC))
337 error_code = MMC_ERR_BADCRC;
338
339 writel(TIFM_FIFO_INT_SETALL,
340 sock->addr + SOCK_DMA_FIFO_INT_ENABLE_CLEAR);
341 writel(TIFM_DMA_RESET, sock->addr + SOCK_DMA_CONTROL);
342
343 if (host->req->stop) {
344 if (host->state == SCMD) {
345 host->req->stop->error = error_code;
346 } else if(host->state == BRS) {
347 host->req->cmd->error = error_code;
348 tifm_sd_exec(host, host->req->stop);
349 queue_delayed_work(sock->wq,
350 &host->abort_handler,
351 host->timeout_jiffies);
352 host->state = SCMD;
353 goto done;
354 } else {
355 host->req->cmd->error = error_code;
356 }
357 } else {
358 host->req->cmd->error = error_code;
359 }
360 host->state = READY;
361 }
362
363 if (host_status & TIFM_MMCSD_CB)
364 host->flags |= CARD_BUSY;
365 if ((host_status & TIFM_MMCSD_EOFB) &&
366 (host->flags & CARD_BUSY)) {
367 host->written_blocks++;
368 host->flags &= ~CARD_BUSY;
369 }
370 }
371
372 if (host->req)
373 tifm_sd_process_cmd(sock, host, host_status);
374 done:
375 dev_dbg(&sock->dev, "host_status %x, fifo_status %x\n",
376 host_status, fifo_status);
377 spin_unlock(&sock->lock);
378 return sock_irq_status;
379 }
380
381 static void tifm_sd_prepare_data(struct tifm_sd *card, struct mmc_command *cmd)
382 {
383 struct tifm_dev *sock = card->dev;
384 unsigned int dest_cnt;
385
386 /* DMA style IO */
387
388 writel(TIFM_FIFO_INT_SETALL,
389 sock->addr + SOCK_DMA_FIFO_INT_ENABLE_CLEAR);
390 writel(long_log2(cmd->data->blksz) - 2,
391 sock->addr + SOCK_FIFO_PAGE_SIZE);
392 writel(TIFM_FIFO_ENABLE, sock->addr + SOCK_FIFO_CONTROL);
393 writel(TIFM_FIFO_INTMASK, sock->addr + SOCK_DMA_FIFO_INT_ENABLE_SET);
394
395 dest_cnt = (cmd->data->blocks) << 8;
396
397 writel(sg_dma_address(cmd->data->sg), sock->addr + SOCK_DMA_ADDRESS);
398
399 writel(cmd->data->blocks - 1, sock->addr + SOCK_MMCSD_NUM_BLOCKS);
400 writel(cmd->data->blksz - 1, sock->addr + SOCK_MMCSD_BLOCK_LEN);
401
402 if (cmd->data->flags & MMC_DATA_WRITE) {
403 writel(TIFM_MMCSD_TXDE, sock->addr + SOCK_MMCSD_BUFFER_CONFIG);
404 writel(dest_cnt | TIFM_DMA_TX | TIFM_DMA_EN,
405 sock->addr + SOCK_DMA_CONTROL);
406 } else {
407 writel(TIFM_MMCSD_RXDE, sock->addr + SOCK_MMCSD_BUFFER_CONFIG);
408 writel(dest_cnt | TIFM_DMA_EN, sock->addr + SOCK_DMA_CONTROL);
409 }
410 }
411
412 static void tifm_sd_set_data_timeout(struct tifm_sd *host,
413 struct mmc_data *data)
414 {
415 struct tifm_dev *sock = host->dev;
416 unsigned int data_timeout = data->timeout_clks;
417
418 if (fixed_timeout)
419 return;
420
421 data_timeout += data->timeout_ns /
422 ((1000000000 / host->clk_freq) * host->clk_div);
423 data_timeout *= 10; // call it fudge factor for now
424
425 if (data_timeout < 0xffff) {
426 writel((~TIFM_MMCSD_DPE) &
427 readl(sock->addr + SOCK_MMCSD_SDIO_MODE_CONFIG),
428 sock->addr + SOCK_MMCSD_SDIO_MODE_CONFIG);
429 writel(data_timeout, sock->addr + SOCK_MMCSD_DATA_TO);
430 } else {
431 writel(TIFM_MMCSD_DPE |
432 readl(sock->addr + SOCK_MMCSD_SDIO_MODE_CONFIG),
433 sock->addr + SOCK_MMCSD_SDIO_MODE_CONFIG);
434 data_timeout = (data_timeout >> 10) + 1;
435 if(data_timeout > 0xffff)
436 data_timeout = 0; /* set to unlimited */
437 writel(data_timeout, sock->addr + SOCK_MMCSD_DATA_TO);
438 }
439 }
440
441 static void tifm_sd_request(struct mmc_host *mmc, struct mmc_request *mrq)
442 {
443 struct tifm_sd *host = mmc_priv(mmc);
444 struct tifm_dev *sock = host->dev;
445 unsigned long flags;
446 int sg_count = 0;
447 struct mmc_data *r_data = mrq->cmd->data;
448
449 spin_lock_irqsave(&sock->lock, flags);
450 if (host->flags & EJECT) {
451 spin_unlock_irqrestore(&sock->lock, flags);
452 goto err_out;
453 }
454
455 if (host->req) {
456 printk(KERN_ERR DRIVER_NAME ": unfinished request detected\n");
457 spin_unlock_irqrestore(&sock->lock, flags);
458 goto err_out;
459 }
460
461 if (r_data) {
462 tifm_sd_set_data_timeout(host, r_data);
463
464 sg_count = tifm_map_sg(sock, r_data->sg, r_data->sg_len,
465 mrq->cmd->flags & MMC_DATA_WRITE
466 ? PCI_DMA_TODEVICE : PCI_DMA_FROMDEVICE);
467 if (sg_count != 1) {
468 printk(KERN_ERR DRIVER_NAME
469 ": scatterlist map failed\n");
470 spin_unlock_irqrestore(&sock->lock, flags);
471 goto err_out;
472 }
473
474 host->written_blocks = 0;
475 host->flags &= ~CARD_BUSY;
476 tifm_sd_prepare_data(host, mrq->cmd);
477 }
478
479 host->req = mrq;
480 host->state = CMD;
481 queue_delayed_work(sock->wq, &host->abort_handler,
482 host->timeout_jiffies);
483 writel(TIFM_CTRL_LED | readl(sock->addr + SOCK_CONTROL),
484 sock->addr + SOCK_CONTROL);
485 tifm_sd_exec(host, mrq->cmd);
486 spin_unlock_irqrestore(&sock->lock, flags);
487 return;
488
489 err_out:
490 if (sg_count > 0)
491 tifm_unmap_sg(sock, r_data->sg, r_data->sg_len,
492 (r_data->flags & MMC_DATA_WRITE)
493 ? PCI_DMA_TODEVICE : PCI_DMA_FROMDEVICE);
494
495 mrq->cmd->error = MMC_ERR_TIMEOUT;
496 mmc_request_done(mmc, mrq);
497 }
498
499 static void tifm_sd_end_cmd(void *data)
500 {
501 struct tifm_sd *host = data;
502 struct tifm_dev *sock = host->dev;
503 struct mmc_host *mmc = tifm_get_drvdata(sock);
504 struct mmc_request *mrq;
505 struct mmc_data *r_data = NULL;
506 unsigned long flags;
507
508 spin_lock_irqsave(&sock->lock, flags);
509
510 mrq = host->req;
511 host->req = NULL;
512 host->state = IDLE;
513
514 if (!mrq) {
515 printk(KERN_ERR DRIVER_NAME ": no request to complete?\n");
516 spin_unlock_irqrestore(&sock->lock, flags);
517 return;
518 }
519
520 r_data = mrq->cmd->data;
521 if (r_data) {
522 if (r_data->flags & MMC_DATA_WRITE) {
523 r_data->bytes_xfered = host->written_blocks *
524 r_data->blksz;
525 } else {
526 r_data->bytes_xfered = r_data->blocks -
527 readl(sock->addr + SOCK_MMCSD_NUM_BLOCKS) - 1;
528 r_data->bytes_xfered *= r_data->blksz;
529 r_data->bytes_xfered += r_data->blksz -
530 readl(sock->addr + SOCK_MMCSD_BLOCK_LEN) + 1;
531 }
532 tifm_unmap_sg(sock, r_data->sg, r_data->sg_len,
533 (r_data->flags & MMC_DATA_WRITE)
534 ? PCI_DMA_TODEVICE : PCI_DMA_FROMDEVICE);
535 }
536
537 writel((~TIFM_CTRL_LED) & readl(sock->addr + SOCK_CONTROL),
538 sock->addr + SOCK_CONTROL);
539
540 spin_unlock_irqrestore(&sock->lock, flags);
541 mmc_request_done(mmc, mrq);
542 }
543
544 static void tifm_sd_request_nodma(struct mmc_host *mmc, struct mmc_request *mrq)
545 {
546 struct tifm_sd *host = mmc_priv(mmc);
547 struct tifm_dev *sock = host->dev;
548 unsigned long flags;
549 struct mmc_data *r_data = mrq->cmd->data;
550 char *t_buffer = NULL;
551
552 if (r_data) {
553 t_buffer = kmap(r_data->sg->page);
554 if (!t_buffer) {
555 printk(KERN_ERR DRIVER_NAME ": kmap failed\n");
556 goto err_out;
557 }
558 }
559
560 spin_lock_irqsave(&sock->lock, flags);
561 if (host->flags & EJECT) {
562 spin_unlock_irqrestore(&sock->lock, flags);
563 goto err_out;
564 }
565
566 if (host->req) {
567 printk(KERN_ERR DRIVER_NAME ": unfinished request detected\n");
568 spin_unlock_irqrestore(&sock->lock, flags);
569 goto err_out;
570 }
571
572 if (r_data) {
573 tifm_sd_set_data_timeout(host, r_data);
574
575 host->buffer = t_buffer + r_data->sg->offset;
576 host->buffer_size = mrq->cmd->data->blocks *
577 mrq->cmd->data->blksz;
578
579 writel(TIFM_MMCSD_BUFINT |
580 readl(sock->addr + SOCK_MMCSD_INT_ENABLE),
581 sock->addr + SOCK_MMCSD_INT_ENABLE);
582 writel(((TIFM_MMCSD_FIFO_SIZE - 1) << 8) |
583 (TIFM_MMCSD_FIFO_SIZE - 1),
584 sock->addr + SOCK_MMCSD_BUFFER_CONFIG);
585
586 host->written_blocks = 0;
587 host->flags &= ~CARD_BUSY;
588 host->buffer_pos = 0;
589 writel(r_data->blocks - 1, sock->addr + SOCK_MMCSD_NUM_BLOCKS);
590 writel(r_data->blksz - 1, sock->addr + SOCK_MMCSD_BLOCK_LEN);
591 }
592
593 host->req = mrq;
594 host->state = CMD;
595 queue_delayed_work(sock->wq, &host->abort_handler,
596 host->timeout_jiffies);
597 writel(TIFM_CTRL_LED | readl(sock->addr + SOCK_CONTROL),
598 sock->addr + SOCK_CONTROL);
599 tifm_sd_exec(host, mrq->cmd);
600 spin_unlock_irqrestore(&sock->lock, flags);
601 return;
602
603 err_out:
604 if (t_buffer)
605 kunmap(r_data->sg->page);
606
607 mrq->cmd->error = MMC_ERR_TIMEOUT;
608 mmc_request_done(mmc, mrq);
609 }
610
611 static void tifm_sd_end_cmd_nodma(void *data)
612 {
613 struct tifm_sd *host = (struct tifm_sd*)data;
614 struct tifm_dev *sock = host->dev;
615 struct mmc_host *mmc = tifm_get_drvdata(sock);
616 struct mmc_request *mrq;
617 struct mmc_data *r_data = NULL;
618 unsigned long flags;
619
620 spin_lock_irqsave(&sock->lock, flags);
621
622 mrq = host->req;
623 host->req = NULL;
624 host->state = IDLE;
625
626 if (!mrq) {
627 printk(KERN_ERR DRIVER_NAME ": no request to complete?\n");
628 spin_unlock_irqrestore(&sock->lock, flags);
629 return;
630 }
631
632 r_data = mrq->cmd->data;
633 if (r_data) {
634 writel((~TIFM_MMCSD_BUFINT) &
635 readl(sock->addr + SOCK_MMCSD_INT_ENABLE),
636 sock->addr + SOCK_MMCSD_INT_ENABLE);
637
638 if (r_data->flags & MMC_DATA_WRITE) {
639 r_data->bytes_xfered = host->written_blocks *
640 r_data->blksz;
641 } else {
642 r_data->bytes_xfered = r_data->blocks -
643 readl(sock->addr + SOCK_MMCSD_NUM_BLOCKS) - 1;
644 r_data->bytes_xfered *= r_data->blksz;
645 r_data->bytes_xfered += r_data->blksz -
646 readl(sock->addr + SOCK_MMCSD_BLOCK_LEN) + 1;
647 }
648 host->buffer = NULL;
649 host->buffer_pos = 0;
650 host->buffer_size = 0;
651 }
652
653 writel((~TIFM_CTRL_LED) & readl(sock->addr + SOCK_CONTROL),
654 sock->addr + SOCK_CONTROL);
655
656 spin_unlock_irqrestore(&sock->lock, flags);
657
658 if (r_data)
659 kunmap(r_data->sg->page);
660
661 mmc_request_done(mmc, mrq);
662 }
663
664 static void tifm_sd_abort(void *data)
665 {
666 printk(KERN_ERR DRIVER_NAME
667 ": card failed to respond for a long period of time");
668 tifm_eject(((struct tifm_sd*)data)->dev);
669 }
670
671 static void tifm_sd_ios(struct mmc_host *mmc, struct mmc_ios *ios)
672 {
673 struct tifm_sd *host = mmc_priv(mmc);
674 struct tifm_dev *sock = host->dev;
675 unsigned int clk_div1, clk_div2;
676 unsigned long flags;
677
678 spin_lock_irqsave(&sock->lock, flags);
679
680 dev_dbg(&sock->dev, "Setting bus width %d, power %d\n", ios->bus_width,
681 ios->power_mode);
682 if (ios->bus_width == MMC_BUS_WIDTH_4) {
683 writel(TIFM_MMCSD_4BBUS | readl(sock->addr + SOCK_MMCSD_CONFIG),
684 sock->addr + SOCK_MMCSD_CONFIG);
685 } else {
686 writel((~TIFM_MMCSD_4BBUS) &
687 readl(sock->addr + SOCK_MMCSD_CONFIG),
688 sock->addr + SOCK_MMCSD_CONFIG);
689 }
690
691 if (ios->clock) {
692 clk_div1 = 20000000 / ios->clock;
693 if (!clk_div1)
694 clk_div1 = 1;
695
696 clk_div2 = 24000000 / ios->clock;
697 if (!clk_div2)
698 clk_div2 = 1;
699
700 if ((20000000 / clk_div1) > ios->clock)
701 clk_div1++;
702 if ((24000000 / clk_div2) > ios->clock)
703 clk_div2++;
704 if ((20000000 / clk_div1) > (24000000 / clk_div2)) {
705 host->clk_freq = 20000000;
706 host->clk_div = clk_div1;
707 writel((~TIFM_CTRL_FAST_CLK) &
708 readl(sock->addr + SOCK_CONTROL),
709 sock->addr + SOCK_CONTROL);
710 } else {
711 host->clk_freq = 24000000;
712 host->clk_div = clk_div2;
713 writel(TIFM_CTRL_FAST_CLK |
714 readl(sock->addr + SOCK_CONTROL),
715 sock->addr + SOCK_CONTROL);
716 }
717 } else {
718 host->clk_div = 0;
719 }
720 host->clk_div &= TIFM_MMCSD_CLKMASK;
721 writel(host->clk_div | ((~TIFM_MMCSD_CLKMASK) &
722 readl(sock->addr + SOCK_MMCSD_CONFIG)),
723 sock->addr + SOCK_MMCSD_CONFIG);
724
725 if (ios->bus_mode == MMC_BUSMODE_OPENDRAIN)
726 host->flags |= OPENDRAIN;
727 else
728 host->flags &= ~OPENDRAIN;
729
730 /* chip_select : maybe later */
731 //vdd
732 //power is set before probe / after remove
733 //I believe, power_off when already marked for eject is sufficient to
734 // allow removal.
735 if ((host->flags & EJECT) && ios->power_mode == MMC_POWER_OFF) {
736 host->flags |= EJECT_DONE;
737 wake_up_all(&host->can_eject);
738 }
739
740 spin_unlock_irqrestore(&sock->lock, flags);
741 }
742
743 static int tifm_sd_ro(struct mmc_host *mmc)
744 {
745 int rc;
746 struct tifm_sd *host = mmc_priv(mmc);
747 struct tifm_dev *sock = host->dev;
748 unsigned long flags;
749
750 spin_lock_irqsave(&sock->lock, flags);
751
752 host->flags |= (CARD_RO & readl(sock->addr + SOCK_PRESENT_STATE));
753 rc = (host->flags & CARD_RO) ? 1 : 0;
754
755 spin_unlock_irqrestore(&sock->lock, flags);
756 return rc;
757 }
758
759 static struct mmc_host_ops tifm_sd_ops = {
760 .request = tifm_sd_request,
761 .set_ios = tifm_sd_ios,
762 .get_ro = tifm_sd_ro
763 };
764
765 static void tifm_sd_register_host(void *data)
766 {
767 struct tifm_sd *host = (struct tifm_sd*)data;
768 struct tifm_dev *sock = host->dev;
769 struct mmc_host *mmc = tifm_get_drvdata(sock);
770 unsigned long flags;
771
772 spin_lock_irqsave(&sock->lock, flags);
773 host->flags |= HOST_REG;
774 PREPARE_WORK(&host->cmd_handler,
775 no_dma ? tifm_sd_end_cmd_nodma : tifm_sd_end_cmd,
776 data);
777 spin_unlock_irqrestore(&sock->lock, flags);
778 dev_dbg(&sock->dev, "adding host\n");
779 mmc_add_host(mmc);
780 }
781
782 static int tifm_sd_probe(struct tifm_dev *sock)
783 {
784 struct mmc_host *mmc;
785 struct tifm_sd *host;
786 int rc = -EIO;
787
788 if (!(TIFM_SOCK_STATE_OCCUPIED &
789 readl(sock->addr + SOCK_PRESENT_STATE))) {
790 printk(KERN_WARNING DRIVER_NAME ": card gone, unexpectedly\n");
791 return rc;
792 }
793
794 mmc = mmc_alloc_host(sizeof(struct tifm_sd), &sock->dev);
795 if (!mmc)
796 return -ENOMEM;
797
798 host = mmc_priv(mmc);
799 host->dev = sock;
800 host->clk_div = 61;
801 init_waitqueue_head(&host->can_eject);
802 INIT_WORK(&host->cmd_handler, tifm_sd_register_host, host);
803 INIT_WORK(&host->abort_handler, tifm_sd_abort, host);
804
805 tifm_set_drvdata(sock, mmc);
806 sock->signal_irq = tifm_sd_signal_irq;
807
808 host->clk_freq = 20000000;
809 host->timeout_jiffies = msecs_to_jiffies(1000);
810
811 tifm_sd_ops.request = no_dma ? tifm_sd_request_nodma : tifm_sd_request;
812 mmc->ops = &tifm_sd_ops;
813 mmc->ocr_avail = MMC_VDD_32_33 | MMC_VDD_33_34;
814 mmc->caps = MMC_CAP_4_BIT_DATA;
815 mmc->f_min = 20000000 / 60;
816 mmc->f_max = 24000000;
817 mmc->max_hw_segs = 1;
818 mmc->max_phys_segs = 1;
819 mmc->max_sectors = 127;
820 mmc->max_seg_size = mmc->max_sectors << 11; //2k maximum hw block length
821
822 writel(0, sock->addr + SOCK_MMCSD_INT_ENABLE);
823 writel(TIFM_MMCSD_RESET, sock->addr + SOCK_MMCSD_SYSTEM_CONTROL);
824 writel(host->clk_div | TIFM_MMCSD_POWER,
825 sock->addr + SOCK_MMCSD_CONFIG);
826
827 for (rc = 0; rc < 50; rc++) {
828 /* Wait for reset ack */
829 if (1 & readl(sock->addr + SOCK_MMCSD_SYSTEM_STATUS)) {
830 rc = 0;
831 break;
832 }
833 msleep(10);
834 }
835
836 if (rc) {
837 printk(KERN_ERR DRIVER_NAME
838 ": card not ready - probe failed\n");
839 mmc_free_host(mmc);
840 return -ENODEV;
841 }
842
843 writel(0, sock->addr + SOCK_MMCSD_NUM_BLOCKS);
844 writel(host->clk_div | TIFM_MMCSD_POWER,
845 sock->addr + SOCK_MMCSD_CONFIG);
846 writel(TIFM_MMCSD_RXDE, sock->addr + SOCK_MMCSD_BUFFER_CONFIG);
847 writel(TIFM_MMCSD_DATAMASK | TIFM_MMCSD_ERRMASK,
848 sock->addr + SOCK_MMCSD_INT_ENABLE);
849
850 writel(64, sock->addr + SOCK_MMCSD_COMMAND_TO); // command timeout 64 clocks for now
851 writel(TIFM_MMCSD_INAB, sock->addr + SOCK_MMCSD_COMMAND);
852 writel(host->clk_div | TIFM_MMCSD_POWER,
853 sock->addr + SOCK_MMCSD_CONFIG);
854
855 queue_delayed_work(sock->wq, &host->abort_handler,
856 host->timeout_jiffies);
857
858 return 0;
859 }
860
861 static int tifm_sd_host_is_down(struct tifm_dev *sock)
862 {
863 struct mmc_host *mmc = tifm_get_drvdata(sock);
864 struct tifm_sd *host = mmc_priv(mmc);
865 unsigned long flags;
866 int rc = 0;
867
868 spin_lock_irqsave(&sock->lock, flags);
869 rc = (host->flags & EJECT_DONE);
870 spin_unlock_irqrestore(&sock->lock, flags);
871 return rc;
872 }
873
874 static void tifm_sd_remove(struct tifm_dev *sock)
875 {
876 struct mmc_host *mmc = tifm_get_drvdata(sock);
877 struct tifm_sd *host = mmc_priv(mmc);
878 unsigned long flags;
879
880 spin_lock_irqsave(&sock->lock, flags);
881 host->flags |= EJECT;
882 if (host->req)
883 queue_work(sock->wq, &host->cmd_handler);
884 spin_unlock_irqrestore(&sock->lock, flags);
885 wait_event_timeout(host->can_eject, tifm_sd_host_is_down(sock),
886 host->timeout_jiffies);
887
888 if (host->flags & HOST_REG)
889 mmc_remove_host(mmc);
890
891 /* The meaning of the bit majority in this constant is unknown. */
892 writel(0xfff8 & readl(sock->addr + SOCK_CONTROL),
893 sock->addr + SOCK_CONTROL);
894 writel(0, sock->addr + SOCK_MMCSD_INT_ENABLE);
895 writel(TIFM_FIFO_INT_SETALL,
896 sock->addr + SOCK_DMA_FIFO_INT_ENABLE_CLEAR);
897 writel(0, sock->addr + SOCK_DMA_FIFO_INT_ENABLE_SET);
898
899 tifm_set_drvdata(sock, NULL);
900 mmc_free_host(mmc);
901 }
902
903 static tifm_media_id tifm_sd_id_tbl[] = {
904 FM_SD, 0
905 };
906
907 static struct tifm_driver tifm_sd_driver = {
908 .driver = {
909 .name = DRIVER_NAME,
910 .owner = THIS_MODULE
911 },
912 .id_table = tifm_sd_id_tbl,
913 .probe = tifm_sd_probe,
914 .remove = tifm_sd_remove
915 };
916
917 static int __init tifm_sd_init(void)
918 {
919 return tifm_register_driver(&tifm_sd_driver);
920 }
921
922 static void __exit tifm_sd_exit(void)
923 {
924 tifm_unregister_driver(&tifm_sd_driver);
925 }
926
927 MODULE_AUTHOR("Alex Dubov");
928 MODULE_DESCRIPTION("TI FlashMedia SD driver");
929 MODULE_LICENSE("GPL");
930 MODULE_DEVICE_TABLE(tifm, tifm_sd_id_tbl);
931 MODULE_VERSION(DRIVER_VERSION);
932
933 module_init(tifm_sd_init);
934 module_exit(tifm_sd_exit);
Software Suspend 2 for 2.6.18.y (mirror)